



SPEC® CINT2006 Result

Copyright 2006-2018 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS B200 M5 (Intel Xeon Gold 5115,
2.40 GHz)

SPECint®2006 = 67.1

SPECint_base2006 = 64.5

CPU2006 license: 9019


Test sponsor: Cisco Systems

Tested by: Cisco Systems

Test date: Dec-2017

Hardware Availability: Aug-2017

Software Availability: Jul-2017



Hardware		Software	
CPU Name:	Intel Xeon Gold 5115	Operating System:	Red Hat Enterprise Linux Server release 7.3 (Maipo)
CPU Characteristics:	Intel Turbo Boost Technology up to 3.20 GHz	Compiler:	3.10.0-514.el7.x86_64
CPU MHz:	2400	Auto Parallel:	C/C++: Version 17.0.3.191 of Intel C/C++ Compiler for Linux
FPU:	Integrated	File System:	xfs
CPU(s) enabled:	20 cores, 2 chips, 10 cores/chip	System State:	Run level 3 (multi-user)
CPU(s) orderable:	1,2 chips	Base Pointers:	32/64-bit
Primary Cache:	32 KB I + 32 KB D on chip per core	Peak Pointers:	32/64-bit
Secondary Cache:	1 MB I+D on chip per core	Other Software:	Microquill SmartHeap V10.2
L3 Cache:	13.75 MB I+D on chip per chip		
Other Cache:	None		
Memory:	384 GB (24 x 16 GB 2Rx4 PC4-2666V-R, running at 2400)		
Disk Subsystem:	1 x 1 TB SAS HDD, 7.2K RPM		
Other Hardware:	None		



SPEC CINT2006 Result

Copyright 2006-2018 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS B200 M5 (Intel Xeon Gold 5115,
2.40 GHz)

SPECint2006 = 67.1

SPECint_base2006 = 64.5

CPU2006 license: 9019

Test date: Dec-2017

Test sponsor: Cisco Systems

Hardware Availability: Aug-2017

Tested by: Cisco Systems

Software Availability: Jul-2017

Results Table

Benchmark	Base						Peak					
	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio
400.perlbench	240	40.7	240	40.7	240	40.7	212	46.1	211	46.3	212	46.1
401.bzip2	386	25.0	385	25.0	386	25.0	385	25.1	385	25.1	385	25.1
403.gcc	212	38.0	212	38.0	212	38.0	206	39.1	206	39.1	205	39.2
429.mcf	127	71.6	125	72.7	125	73.2	128	71.1	128	71.3	126	72.5
445.gobmk	366	28.7	366	28.7	366	28.7	359	29.2	360	29.2	359	29.2
456.hmmer	111	83.8	112	83.6	111	83.8	111	83.8	112	83.6	111	83.8
458.sjeng	375	32.2	373	32.4	373	32.4	366	33.1	366	33.1	366	33.1
462.libquantum	3.55	5840	3.50	5920	3.50	5910	3.55	5840	3.50	5920	3.50	5910
464.h264ref	364	60.8	364	60.7	364	60.8	364	60.8	364	60.7	364	60.8
471.omnetpp	232	26.9	232	26.9	233	26.9	182	34.3	183	34.2	182	34.3
473.astar	209	33.5	209	33.6	208	33.8	210	33.4	209	33.5	209	33.5
483.xalancbmk	94.6	73.0	94.5	73.0	94.8	72.8	89.4	77.2	89.2	77.3	89.0	77.6

Results appear in the order in which they were run. Bold underlined text indicates a median measurement.

Submit Notes

The config file option 'submit' was used.

Operating System Notes

Stack size set to unlimited using "ulimit -s unlimited"

Platform Notes

BIOS Settings:

Intel HyperThreading Technology set to Disabled

CPU performance set to Enterprise

Power Performance Tuning set to OS Controls

SNC set to Disabled

Patrol Scrub set to Disabled

Sysinfo program /home/cpu2006-1.2/config/sysinfo.rev6993

Revision 6993 of 2015-11-06 (b5e8d4b4eb51ed28d7f98696cbe290c1)

running on Presidio-srv5 Tue Dec 12 05:41:47 2017

This section contains SUT (System Under Test) info as seen by some common utilities. To remove or add to this section, see:

<http://www.spec.org/cpu2006/Docs/config.html#sysinfo>

From /proc/cpuinfo

model name : Intel(R) Xeon(R) Gold 5115 CPU @ 2.40GHz

2 "physical id"s (chips)

20 "processors"

cores, siblings (Caution: counting these is hw and system dependent. The

Continued on next page



SPEC CINT2006 Result

Copyright 2006-2018 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS B200 M5 (Intel Xeon Gold 5115,
2.40 GHz)

SPECint2006 = 67.1

SPECint_base2006 = 64.5

CPU2006 license: 9019

Test date: Dec-2017

Test sponsor: Cisco Systems

Hardware Availability: Aug-2017

Tested by: Cisco Systems

Software Availability: Jul-2017

Platform Notes (Continued)

following excerpts from /proc/cpuinfo might not be reliable. Use with caution.)

```
cpu cores : 10
siblings   : 10
physical 0: cores 0 1 2 3 4 8 9 10 11 12
physical 1: cores 0 1 2 3 4 8 9 10 11 12
cache size : 14080 kB
```

```
From /proc/meminfo
MemTotal:      394835108 kB
HugePages_Total:       0
Hugepagesize:     2048 kB
```

```
From /etc/*release* /etc/*version*
os-release:
  NAME="Red Hat Enterprise Linux Server"
  VERSION="7.3 (Maipo)"
  ID="rhel"
  ID_LIKE="fedora"
  VERSION_ID="7.3"
  PRETTY_NAME=Storage
  ANSI_COLOR="0;31"
  CPE_NAME="cpe:/o:redhat:enterprise_linux:7.3:GA:server"
redhat-release: Red Hat Enterprise Linux Server release 7.3 (Maipo)
system-release: Red Hat Enterprise Linux Server release 7.3 (Maipo)
system-release-cpe: cpe:/o:redhat:enterprise_linux:7.3:ga:server
```

```
uname -a:
Linux Presidio-srv5 3.10.0-514.el7.x86_64 #1 SMP Wed Oct 19 11:24:13 EDT 2016
x86_64 x86_64 x86_64 GNU/Linux
```

```
run-level 3 Jan 4 09:56
```

```
SPEC is set to: /home/cpu2006-1.2
Filesystem      Type  Size  Used Avail Use% Mounted on
/dev/sdb5        xfs   839G   94G  746G  12% /home
```

Additional information from dmidecode:

Warning: Use caution when you interpret this section. The 'dmidecode' program reads system data which is "intended to allow hardware to be accurately determined", but the intent may not be met, as there are frequent changes to hardware, firmware, and the "DMTF SMBIOS" standard.

BIOS Cisco Systems, Inc. B200M5.3.2.1d.5.0727171353 07/27/2017Cisco Systems,
Inc. B200M5.3.2.1d.5.0727171353 07/27/2017

Memory:

48x 0xCE00 M393A2G40EB2-CTD 16 GB 2 rank 2666 MHz, configured at 2400 MHz

(End of data from sysinfo program)

The correct amount of Memory installed is 384 GB (24 x 16 GB)
and the dmidecode is reporting invalid number of DIMMs installed

Installed Memory:

Continued on next page



SPEC CINT2006 Result

Copyright 2006-2018 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS B200 M5 (Intel Xeon Gold 5115,
2.40 GHz)

SPECint2006 = 67.1

SPECint_base2006 = 64.5

CPU2006 license: 9019

Test sponsor: Cisco Systems

Tested by: Cisco Systems

Test date: Dec-2017

Hardware Availability: Aug-2017

Software Availability: Jul-2017

Platform Notes (Continued)

24x 0xCE00 M393A2G40EB2-CTD 16 GB 2 rank 2666 MHz

General Notes

Environment variables set by runspec before the start of the run:

KMP_AFFINITY = "granularity=fine,compact"

LD_LIBRARY_PATH = "/home/cpu2006-1.2/lib/ia32:/home/cpu2006-1.2/lib/intel64:/home/cpu2006-1.2/sh10.2"

OMP_NUM_THREADS = "20"

Binaries compiled on a system with 1x Intel Core i7-4790 CPU + 32GB RAM
memory using Redhat Enterprise Linux 7.2

Transparent Huge Pages enabled with:

echo always > /sys/kernel/mm/transparent_hugepage/enabled

No: The test sponsor attests, as of date of publication, that CVE-2017-5754 (Meltdown)
is mitigated in the system as tested and documented.

No: The test sponsor attests, as of date of publication, that CVE-2017-5753 (Spectre variant 1)
is mitigated in the system as tested and documented.

No: The test sponsor attests, as of date of publication, that CVE-2017-5715 (Spectre variant 2)
is mitigated in the system as tested and documented.

This benchmark result is intended to provide perspective on
past performance using the historical hardware and/or
software described on this result page.

The system as described on this result page was formerly
generally available. At the time of this publication, it may
not be shipping, and/or may not be supported, and/or may fail
to meet other tests of General Availability described in the
SPEC OSG Policy document, <http://www.spec.org/osg/policy.html>

This measured result may not be representative of the result
that would be measured were this benchmark run with hardware
and software available as of the publication date.

Base Compiler Invocation

C benchmarks:
 icc -m64

C++ benchmarks:
 icpc -m64

Base Portability Flags

400.perlbench: -DSPEC_CPU_LP64 -DSPEC_CPU_LINUX_X64
401.bzip2: -DSPEC_CPU_LP64

Continued on next page



SPEC CINT2006 Result

Copyright 2006-2018 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS B200 M5 (Intel Xeon Gold 5115,
2.40 GHz)

SPECint2006 = 67.1

SPECint_base2006 = 64.5

CPU2006 license: 9019

Test sponsor: Cisco Systems

Tested by: Cisco Systems

Test date: Dec-2017

Hardware Availability: Aug-2017

Software Availability: Jul-2017

Base Portability Flags (Continued)

```
403.gcc: -DSPEC_CPU_LP64
429.mcf: -DSPEC_CPU_LP64
445.gobmk: -DSPEC_CPU_LP64
456.hammer: -DSPEC_CPU_LP64
458.sjeng: -DSPEC_CPU_LP64
462.libquantum: -DSPEC_CPU_LP64 -DSPEC_CPU_LINUX
464.h264ref: -DSPEC_CPU_LP64
471.omnetpp: -DSPEC_CPU_LP64
473.astar: -DSPEC_CPU_LP64
483.xalancbmk: -DSPEC_CPU_LP64 -DSPEC_CPU_LINUX
```

Base Optimization Flags

C benchmarks:

```
-xCORE-AVX2 -ipo -O3 -no-prec-div -parallel -qopt-prefetch
-auto-p32
```

C++ benchmarks:

```
-xCORE-AVX2 -ipo -O3 -no-prec-div -qopt-prefetch -auto-p32
-Wl,-z,muldefs -L/sh10.2 -lsmartheap64
```

Base Other Flags

C benchmarks:

```
403.gcc: -Dalloca=_alloca
```

Peak Compiler Invocation

C benchmarks (except as noted below):

```
icc -m64
```

```
400.perlbench: icc -m32 -L/opt/intel/compilers_and_libraries_2017/linux/lib/ia32
```

```
445.gobmk: icc -m32 -L/opt/intel/compilers_and_libraries_2017/linux/lib/ia32
```

C++ benchmarks (except as noted below):

```
icc -m32 -L/opt/intel/compilers_and_libraries_2017/linux/lib/ia32
```

```
473.astar: icpc -m64
```



SPEC CINT2006 Result

Copyright 2006-2018 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS B200 M5 (Intel Xeon Gold 5115,
2.40 GHz)

SPECint2006 = 67.1

SPECint_base2006 = 64.5

CPU2006 license: 9019

Test date: Dec-2017

Test sponsor: Cisco Systems

Hardware Availability: Aug-2017

Tested by: Cisco Systems

Software Availability: Jul-2017

Peak Portability Flags

```

400.perlbench: -D_FILE_OFFSET_BITS=64 -DSPEC_CPU_LINUX_IA32
 401.bzip2: -DSPEC_CPU_LP64
  403.gcc: -DSPEC_CPU_LP64
  429.mcf: -DSPEC_CPU_LP64
 445.gobmk: -D_FILE_OFFSET_BITS=64
 456.hammer: -DSPEC_CPU_LP64
  458.sjeng: -DSPEC_CPU_LP64
462.libquantum: -DSPEC_CPU_LP64 -DSPEC_CPU_LINUX
 464.h264ref: -DSPEC_CPU_LP64
 471.omnetpp: -D_FILE_OFFSET_BITS=64
  473.astar: -DSPEC_CPU_LP64
483.xalancbmk: -D_FILE_OFFSET_BITS=64 -DSPEC_CPU_LINUX

```

Peak Optimization Flags

C benchmarks:

```

400.perlbench: -prof-gen(pass 1) -prof-use(pass 2) -xCORE-AVX2(pass 2)
               -par-num-threads=1(pass 1) -ipo(pass 2) -O3(pass 2)
               -no-prec-div(pass 2) -qopt-prefetch

401.bzip2: -prof-gen(pass 1) -prof-use(pass 2) -xCORE-AVX2(pass 2)
               -par-num-threads=1(pass 1) -ipo(pass 2) -O3(pass 2)
               -no-prec-div -auto-ilp32 -qopt-prefetch

403.gcc: -xCORE-AVX2 -ipo -O3 -no-prec-div -inline-calloc
          -qopt-malloc-options=3 -auto-ilp32

429.mcf: -xCORE-AVX2 -ipo -O3 -no-prec-div -parallel
          -qopt-prefetch -auto-p32

445.gobmk: -prof-gen(pass 1) -prof-use(pass 2) -xCORE-AVX2(pass 2)
               -par-num-threads=1(pass 1) -ipo(pass 2) -O3(pass 2)
               -no-prec-div(pass 2)

456.hammer: basepeak = yes

458.sjeng: -prof-gen(pass 1) -prof-use(pass 2) -xCORE-AVX2(pass 2)
               -par-num-threads=1(pass 1) -ipo(pass 2) -O3(pass 2)
               -no-prec-div(pass 2) -unroll4

462.libquantum: basepeak = yes

464.h264ref: basepeak = yes

```

C++ benchmarks:

Continued on next page



SPEC CINT2006 Result

Copyright 2006-2018 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS B200 M5 (Intel Xeon Gold 5115,
2.40 GHz)

SPECint2006 = 67.1

SPECint_base2006 = 64.5

CPU2006 license: 9019

Test sponsor: Cisco Systems

Tested by: Cisco Systems

Test date: Dec-2017

Hardware Availability: Aug-2017

Software Availability: Jul-2017

Peak Optimization Flags (Continued)

```
471.omnetpp: -prof-gen(pass 1) -prof-use(pass 2) -xCORE-AVX2(pass 2)
              -par-num-threads=1(pass 1) -ipo(pass 2) -O3(pass 2)
              -no-prec-div(pass 2) -qopt-ra-region-strategy=block
              -Wl,-z,muldefs -L/sh10.2 -lsmartheap
```

```
473.astar: -xCORE-AVX2 -ipo -O3 -no-prec-div -qopt-prefetch
            -auto-p32 -Wl,-z,muldefs -L/sh10.2 -lsmartheap64
```

```
483.xalancbmk: -xCORE-AVX2 -ipo -O3 -no-prec-div -qopt-prefetch
                -Wl,-z,muldefs -L/sh10.2 -lsmartheap
```

Peak Other Flags

C benchmarks:

```
403.gcc: -Dalloca=_alloca
```

The flags files that were used to format this result can be browsed at

<http://www.spec.org/cpu2006/flags/Intel-ic17.0-official-linux64-revF.html>
<http://www.spec.org/cpu2006/flags/Cisco-Platform-Settings-V1.2-revH.html>

You can also download the XML flags sources by saving the following links:

<http://www.spec.org/cpu2006/flags/Intel-ic17.0-official-linux64-revF.xml>
<http://www.spec.org/cpu2006/flags/Cisco-Platform-Settings-V1.2-revH.xml>

SPEC and SPECint are registered trademarks of the Standard Performance Evaluation Corporation. All other brand and product names appearing in this result are trademarks or registered trademarks of their respective holders.

For questions about this result, please contact the tester.
For other inquiries, please contact webmaster@spec.org.

Tested with SPEC CPU2006 v1.2.

Report generated on Mon Feb 26 10:21:41 2018 by SPEC CPU2006 PS/PDF formatter v6932.
Originally published on 23 February 2018.