



SPEC® CFP2006 Result

Copyright 2006-2017 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS B480 M5 (Intel Xeon Gold 6146, 3.20 GHz)

SPECfp®2006 = 161

SPECfp_base2006 = 156

CPU2006 license: 9019


Test sponsor: Cisco Systems

Tested by: Cisco Systems

Test date: Nov-2017

Hardware Availability: Aug-2017

Software Availability: Apr-2017



Hardware

CPU Name: Intel Xeon Gold 6146
 CPU Characteristics: Intel Turbo Boost Technology up to 4.20 GHz
 CPU MHz: 3200
 FPU: Integrated
 CPU(s) enabled: 48 cores, 4 chips, 12 cores/chip
 CPU(s) orderable: 2,4 chips
 Primary Cache: 32 KB I + 32 KB D on chip per core
 Secondary Cache: 1 MB I+D on chip per core

Continued on next page

Software

Operating System: SUSE Linux Enterprise Server 12 SP2 (x86_64) 4.4.21-69-default
 Compiler: C/C++: Version 17.0.3.191 of Intel C/C++ Compiler for Linux;
 Fortran: Version 17.0.3.191 of Intel Fortran Compiler for Linux
 Auto Parallel: Yes
 File System: xfs
 System State: Run level 3 (multi-user)

Continued on next page



SPEC CFP2006 Result

Copyright 2006-2017 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS B480 M5 (Intel Xeon Gold 6146, 3.20 GHz)

SPECfp2006 = **161**

SPECfp_base2006 = **156**

CPU2006 license: 9019

Test sponsor: Cisco Systems

Tested by: Cisco Systems

Test date: Nov-2017

Hardware Availability: Aug-2017

Software Availability: Apr-2017

L3 Cache: 24.75 MB I+D on chip per chip
Other Cache: None
Memory: 768 GB (48 x 16 GB 2Rx4 PC4-2666V-R)
Disk Subsystem: 1 x 600 GB SAS HDD, 10K RPM
Other Hardware: None

Base Pointers: 64-bit
Peak Pointers: 32/64-bit
Other Software: None

Results Table

Benchmark	Base						Peak					
	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio
410.bwaves	8.57	1590	8.59	1580	8.58	1580	8.57	1590	8.59	1580	8.58	1580
416.gamess	371	52.8	371	52.7	372	52.7	349	56.1	349	56.1	349	56.0
433.milc	114	80.6	115	80.0	113	81.3	114	80.6	115	80.0	113	81.3
434.zeusmp	39.9	228	42.2	216	42.5	214	39.9	228	42.2	216	42.5	214
435.gromacs	115	62.0	115	62.1	115	62.0	115	62.0	115	62.1	115	62.0
436.cactusADM	8.37	1430	8.31	1440	8.22	1450	8.37	1430	8.31	1440	8.22	1450
437.leslie3d	22.5	417	23.0	409	22.6	416	22.5	417	23.0	409	22.6	416
444.namd	198	40.5	198	40.5	198	40.5	193	41.5	193	41.5	193	41.5
447.dealII	143	80.1	143	80.2	143	80.2	143	80.1	143	80.2	143	80.2
450.soplex	146	57.2	146	57.0	146	57.2	146	57.2	146	57.0	146	57.2
453.povray	67.3	79.1	67.1	79.3	67.4	78.9	59.3	89.7	59.2	89.9	59.3	89.8
454.calculix	105	78.4	105	78.5	106	78.0	103	80.2	103	80.3	103	80.4
459.GemsFDTD	57.7	184	58.4	182	58.6	181	54.7	194	54.1	196	52.7	201
465.tonto	181	54.3	170	57.8	187	52.5	141	69.6	141	69.6	141	69.6
470.lbm	5.27	2610	5.14	2670	5.00	2750	5.27	2610	5.14	2670	5.00	2750
481.wrf	81.3	137	81.1	138	81.3	137	81.3	137	81.1	138	81.3	137
482.sphinx3	240	81.3	240	81.3	241	81.0	240	81.3	240	81.3	241	81.0

Results appear in the order in which they were run. Bold underlined text indicates a median measurement.

Operating System Notes

Stack size set to unlimited using "ulimit -s unlimited"

Platform Notes

BIOS Settings:
Intel HyperThreading Technology set to Disabled
CPU performance set to Enterprise
Power Performance Tuning set to OS
SNC set to Disabled
IMC Interleaving set to Auto
Patrol Scrub set to Disabled
Sysinfo program /opt/cpu2006-1.2/config/sysinfo.rev6993
Revision 6993 of 2015-11-06 (b5e8d4b4eb51ed28d7f98696cbe290c1)
running on linux-vb5q Mon Jan 4 23:06:41 2010

Continued on next page



SPEC CFP2006 Result

Copyright 2006-2017 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS B480 M5 (Intel Xeon Gold 6146, 3.20 GHz)

SPECfp2006 = 161

SPECfp_base2006 = 156

CPU2006 license: 9019

Test sponsor: Cisco Systems

Tested by: Cisco Systems

Test date: Nov-2017

Hardware Availability: Aug-2017

Software Availability: Apr-2017

Platform Notes (Continued)

This section contains SUT (System Under Test) info as seen by some common utilities. To remove or add to this section, see: <http://www.spec.org/cpu2006/Docs/config.html#sysinfo>

From /proc/cpuinfo

```

model name      : Intel(R) Xeon(R) Gold 6146 CPU @ 3.20GHz
 4 "physical id"s (chips)
 48 "processors"
cores, siblings (Caution: counting these is hw and system dependent. The following excerpts from /proc/cpuinfo might not be reliable. Use with caution.)
  cpu cores      : 12
  siblings       : 12
  physical 0:    cores 0 3 4 5 6 7 16 18 19 20 21 22
  physical 1:    cores 0 3 4 5 6 7 16 18 19 20 21 22
  physical 2:    cores 0 1 3 9 10 16 18 19 24 25 26 27
  physical 3:    cores 0 1 3 9 10 16 18 19 24 25 26 27
cache size      : 25344 KB

```

From /proc/meminfo

```

MemTotal:       791029124 kB
HugePages_Total: 0
Hugepagesize:   2048 kB

```

From /etc/*release* /etc/*version*

```

SuSE-release:
SUSE Linux Enterprise Server 12 (x86_64)
VERSION = 12
PATCHLEVEL = 2
# This file is deprecated and will be removed in a future service pack or
release.
# Please check /etc/os-release for details about this release.
os-release:
NAME="SLES"
VERSION="12-SP2"
VERSION_ID="12.2"
PRETTY_NAME="SUSE Linux Enterprise Server 12 SP2"
ID="sles"
ANSI_COLOR="0;32"
CPE_NAME="cpe:/o:suse:sles:12:sp2"

```

uname -a:

```

Linux linux-vb5q 4.4.21-69-default #1 SMP Tue Oct 25 10:58:20 UTC 2016
(9464f67) x86_64 x86_64 x86_64 GNU/Linux

```

run-level 3 Jan 4 23:04

SPEC is set to: /opt/cpu2006-1.2

```

Filesystem      Type  Size  Used Avail Use% Mounted on
/dev/sdal       xfs   280G 105G 176G  38% /

```

Additional information from dmidecode:

Continued on next page



SPEC CFP2006 Result

Copyright 2006-2017 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS B480 M5 (Intel Xeon Gold 6146, 3.20 GHz)

SPECfp2006 = 161

SPECfp_base2006 = 156

CPU2006 license: 9019

Test sponsor: Cisco Systems

Tested by: Cisco Systems

Test date: Nov-2017

Hardware Availability: Aug-2017

Software Availability: Apr-2017

Platform Notes (Continued)

Warning: Use caution when you interpret this section. The 'dmidecode' program reads system data which is "intended to allow hardware to be accurately determined", but the intent may not be met, as there are frequent changes to hardware, firmware, and the "DMTF SMBIOS" standard.

BIOS Cisco Systems, Inc. B480M5.3.2.2a.0.0919171641 09/19/2017

Memory:

48x 0xCE00 M393A2G40EB2-CTD 16 GB 2 rank 2666 MHz

(End of data from sysinfo program)

General Notes

Environment variables set by runspec before the start of the run:

KMP_AFFINITY = "granularity=fine,compact"

LD_LIBRARY_PATH = "/opt/cpu2006-1.2/lib/ia32:/opt/cpu2006-1.2/lib/intel64:/opt/cpu2006-1.2/sh10.2"

OMP_NUM_THREADS = "48"

Binaries compiled on a system with 1x Intel Core i7-4790 CPU + 32GB RAM memory using Redhat Enterprise Linux 7.2

Transparent Huge Pages enabled with:

echo always > /sys/kernel/mm/transparent_hugepage/enabled

Base Compiler Invocation

C benchmarks:

icc -m64

C++ benchmarks:

icpc -m64

Fortran benchmarks:

ifort -m64

Benchmarks using both Fortran and C:

icc -m64 ifort -m64

Base Portability Flags

410.bwaves: -DSPEC_CPU_LP64

416.gamess: -DSPEC_CPU_LP64

433.milc: -DSPEC_CPU_LP64

434.zeusmp: -DSPEC_CPU_LP64

435.gromacs: -DSPEC_CPU_LP64 -nofor_main

436.cactusADM: -DSPEC_CPU_LP64 -nofor_main

Continued on next page

Standard Performance Evaluation Corporation

info@spec.org

http://www.spec.org/

Page 4



SPEC CFP2006 Result

Copyright 2006-2017 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS B480 M5 (Intel Xeon Gold 6146, 3.20 GHz)

SPECfp2006 = 161

SPECfp_base2006 = 156

CPU2006 license: 9019

Test sponsor: Cisco Systems

Tested by: Cisco Systems

Test date: Nov-2017

Hardware Availability: Aug-2017

Software Availability: Apr-2017

Base Portability Flags (Continued)

```

437.leslie3d: -DSPEC_CPU_LP64
444.namd: -DSPEC_CPU_LP64
447.deall: -DSPEC_CPU_LP64
450.soplex: -DSPEC_CPU_LP64
453.povray: -DSPEC_CPU_LP64
454.calculix: -DSPEC_CPU_LP64 -nofor_main
459.GemsFDTD: -DSPEC_CPU_LP64
465.tonto: -DSPEC_CPU_LP64
470.lbm: -DSPEC_CPU_LP64
481.wrf: -DSPEC_CPU_LP64 -DSPEC_CPU_CASE_FLAG -DSPEC_CPU_LINUX
482.sphinx3: -DSPEC_CPU_LP64

```

Base Optimization Flags

C benchmarks:

`-xCORE-AVX2 -ipo -O3 -no-prec-div -parallel -qopt-prefetch`

C++ benchmarks:

`-xCORE-AVX2 -ipo -O3 -no-prec-div -qopt-prefetch`

Fortran benchmarks:

`-xCORE-AVX2 -ipo -O3 -no-prec-div -parallel -qopt-prefetch`

Benchmarks using both Fortran and C:

`-xCORE-AVX2 -ipo -O3 -no-prec-div -parallel -qopt-prefetch`

Peak Compiler Invocation

C benchmarks:

`icc -m64`

C++ benchmarks:

`icpc -m64`

Fortran benchmarks:

`ifort -m64`

Benchmarks using both Fortran and C:

`icc -m64 ifort -m64`

Peak Portability Flags

Same as Base Portability Flags



SPEC CFP2006 Result

Copyright 2006-2017 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS B480 M5 (Intel Xeon Gold 6146, 3.20 GHz)

SPECfp2006 = 161

SPECfp_base2006 = 156

CPU2006 license: 9019

Test sponsor: Cisco Systems

Tested by: Cisco Systems

Test date: Nov-2017

Hardware Availability: Aug-2017

Software Availability: Apr-2017

Peak Optimization Flags

C benchmarks:

433.milc: basepeak = yes

470.lbm: basepeak = yes

482.sphinx3: basepeak = yes

C++ benchmarks:

444.namd: -prof-gen(pass 1) -prof-use(pass 2) -xCORE-AVX2(pass 2)
-par-num-threads=1(pass 1) -ipo(pass 2) -O3(pass 2)
-no-prec-div(pass 2) -fno-alias -auto-ilp32

447.dealII: basepeak = yes

450.soplex: basepeak = yes

453.povray: -prof-gen(pass 1) -prof-use(pass 2) -xCORE-AVX2(pass 2)
-par-num-threads=1(pass 1) -ipo(pass 2) -O3(pass 2)
-no-prec-div(pass 2) -unroll4 -ansi-alias

Fortran benchmarks:

410.bwaves: basepeak = yes

416.gamess: -prof-gen(pass 1) -prof-use(pass 2) -xCORE-AVX2(pass 2)
-par-num-threads=1(pass 1) -ipo(pass 2) -O3(pass 2)
-no-prec-div(pass 2) -unroll2 -inline-level=0 -scalar-rep-

434.zeusmp: basepeak = yes

437.leslie3d: basepeak = yes

459.GemsFDTD: -prof-gen(pass 1) -prof-use(pass 2) -xCORE-AVX2(pass 2)
-par-num-threads=1(pass 1) -ipo(pass 2) -O3(pass 2)
-no-prec-div(pass 2) -unroll2 -inline-level=0
-qopt-prefetch -parallel

465.tonto: -prof-gen(pass 1) -prof-use(pass 2) -xCORE-AVX2(pass 2)
-par-num-threads=1(pass 1) -ipo(pass 2) -O3(pass 2)
-no-prec-div(pass 2) -inline-calloc -qopt-malloc-options=3
-auto -unroll4

Benchmarks using both Fortran and C:

435.gromacs: basepeak = yes

436.cactusADM: basepeak = yes

Continued on next page



SPEC CFP2006 Result

Copyright 2006-2017 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS B480 M5 (Intel Xeon Gold 6146, 3.20 GHz)

SPECfp2006 = 161

SPECfp_base2006 = 156

CPU2006 license: 9019

Test sponsor: Cisco Systems

Tested by: Cisco Systems

Test date: Nov-2017

Hardware Availability: Aug-2017

Software Availability: Apr-2017

Peak Optimization Flags (Continued)

454.calculix: -xCORE-AVX2 -ipo -O3 -no-prec-div -auto-ilp32

481.wrf: basepeak = yes

The flags files that were used to format this result can be browsed at

<http://www.spec.org/cpu2006/flags/Intel-ic17.0-official-linux64-revF.html>
<http://www.spec.org/cpu2006/flags/Cisco-Platform-Settings-V1.2-revH.html>

You can also download the XML flags sources by saving the following links:

<http://www.spec.org/cpu2006/flags/Intel-ic17.0-official-linux64-revF.xml>
<http://www.spec.org/cpu2006/flags/Cisco-Platform-Settings-V1.2-revH.xml>

SPEC and SPECfp are registered trademarks of the Standard Performance Evaluation Corporation. All other brand and product names appearing in this result are trademarks or registered trademarks of their respective holders.

For questions about this result, please contact the tester.
For other inquiries, please contact webmaster@spec.org.

Tested with SPEC CPU2006 v1.2.
Report generated on Wed Dec 27 12:04:25 2017 by SPEC CPU2006 PS/PDF formatter v6932.
Originally published on 26 December 2017.