



SPEC[®] CFP2006 Result

Copyright 2006-2017 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS B200 M5 (Intel Xeon Silver 4112, 2.60 GHz)

SPECfp[®]2006 = 102

SPECfp_base2006 = 99.6

CPU2006 license: 9019


Test sponsor: Cisco Systems

Tested by: Cisco Systems

Test date: Nov-2017

Hardware Availability: Aug-2017

Software Availability: Apr-2017



Hardware

CPU Name: Intel Xeon Silver 4112
 CPU Characteristics: Intel Turbo Boost Technology up to 3.00 GHz
 CPU MHz: 2600
 FPU: Integrated
 CPU(s) enabled: 8 cores, 2 chips, 4 cores/chip
 CPU(s) orderable: 1,2 chips
 Primary Cache: 32 KB I + 32 KB D on chip per core
 Secondary Cache: 1 MB I+D on chip per core

Continued on next page

Software

Operating System: SUSE Linux Enterprise Server 12 SP2 (x86_64) 4.4.21-69-default
 Compiler: C/C++: Version 17.0.3.191 of Intel C/C++ Compiler for Linux;
 Fortran: Version 17.0.3.191 of Intel Fortran Compiler for Linux
 Auto Parallel: Yes
 File System: xfs
 System State: Run level 3 (multi-user)

Continued on next page



SPEC CFP2006 Result

Copyright 2006-2017 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS B200 M5 (Intel Xeon Silver 4112, 2.60 GHz)

SPECfp2006 = 102

SPECfp_base2006 = 99.6

CPU2006 license: 9019

Test sponsor: Cisco Systems

Tested by: Cisco Systems

Test date: Nov-2017

Hardware Availability: Aug-2017

Software Availability: Apr-2017

L3 Cache: 8.25 MB I+D on chip per chip
Other Cache: None
Memory: 384 GB (24 x 16 GB 2Rx4 PC4-2666V-R, running at 2400)
Disk Subsystem: 1 x 600 GB SAS HDD, 10K RPM
Other Hardware: None

Base Pointers: 64-bit
Peak Pointers: 32/64-bit
Other Software: None

Results Table

Benchmark	Base						Peak					
	Seconds	Ratio										
410.bwaves	26.5	512	26.4	515	<u>26.5</u>	<u>513</u>	26.5	512	26.4	515	<u>26.5</u>	<u>513</u>
416.gamess	497	39.4	497	39.4	<u>497</u>	<u>39.4</u>	<u>467</u>	<u>41.9</u>	467	41.9	467	42.0
433.milc	137	67.2	135	67.9	<u>135</u>	<u>67.9</u>	137	67.2	135	67.9	<u>135</u>	<u>67.9</u>
434.zeusmp	51.3	178	<u>51.1</u>	<u>178</u>	50.5	180	51.3	178	<u>51.1</u>	<u>178</u>	50.5	180
435.gromacs	<u>141</u>	<u>50.5</u>	141	50.5	141	50.5	<u>141</u>	<u>50.5</u>	141	50.5	141	50.5
436.cactusADM	<u>19.3</u>	<u>619</u>	19.2	622	19.9	601	<u>19.3</u>	<u>619</u>	19.2	622	19.9	601
437.leslie3d	<u>37.5</u>	<u>250</u>	37.6	250	37.3	252	<u>37.5</u>	<u>250</u>	37.6	250	37.3	252
444.namd	277	28.9	<u>277</u>	<u>28.9</u>	278	28.9	271	29.6	271	29.6	<u>271</u>	<u>29.6</u>
447.dealII	193	59.4	<u>192</u>	<u>59.6</u>	192	59.7	193	59.4	<u>192</u>	<u>59.6</u>	192	59.7
450.soplex	219	38.1	<u>221</u>	<u>37.8</u>	222	37.6	219	38.1	<u>221</u>	<u>37.8</u>	222	37.6
453.povray	94.0	56.6	<u>94.1</u>	<u>56.6</u>	94.6	56.2	82.9	64.1	<u>83.0</u>	<u>64.1</u>	83.1	64.0
454.calculix	135	61.3	134	61.4	<u>134</u>	<u>61.4</u>	<u>133</u>	<u>62.1</u>	133	62.2	133	61.9
459.GemsFDTD	63.2	168	<u>63.6</u>	<u>167</u>	64.6	164	58.8	181	58.6	181	<u>58.6</u>	<u>181</u>
465.tonto	210	46.9	<u>210</u>	<u>46.9</u>	210	46.9	<u>181</u>	<u>54.4</u>	181	54.5	181	54.4
470.lbm	<u>25.5</u>	<u>539</u>	25.5	540	25.5	539	<u>25.5</u>	<u>539</u>	25.5	540	25.5	539
481.wrf	136	82.1	137	81.5	<u>137</u>	<u>81.8</u>	136	82.1	137	81.5	<u>137</u>	<u>81.8</u>
482.sphinx3	309	63.0	308	63.3	<u>309</u>	<u>63.0</u>	309	63.0	308	63.3	<u>309</u>	<u>63.0</u>

Results appear in the order in which they were run. Bold underlined text indicates a median measurement.

Operating System Notes

Stack size set to unlimited using "ulimit -s unlimited"

Platform Notes

BIOS Settings:

Intel HyperThreading Technology set to Disabled

CPU performance set to Enterprise

Power Performance Tuning set to OS

SNC set to Disabled

IMC Interleaving set to Auto

Patrol Scrub set to Disabled

Sysinfo program /home/cpu2006-1.2/config/sysinfo.rev6993

Revision 6993 of 2015-11-06 (b5e8d4b4eb51ed28d7f98696cbe290c1)

Continued on next page

Standard Performance Evaluation Corporation

info@spec.org

http://www.spec.org/

Page 2



SPEC CFP2006 Result

Copyright 2006-2017 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS B200 M5 (Intel Xeon Silver 4112, 2.60 GHz)

SPECfp2006 = 102

SPECfp_base2006 = 99.6

CPU2006 license: 9019

Test sponsor: Cisco Systems

Tested by: Cisco Systems

Test date: Nov-2017

Hardware Availability: Aug-2017

Software Availability: Apr-2017

Platform Notes (Continued)

running on linux-djj4 Sat Nov 25 06:27:29 2017

This section contains SUT (System Under Test) info as seen by some common utilities. To remove or add to this section, see: <http://www.spec.org/cpu2006/Docs/config.html#sysinfo>

From /proc/cpuinfo

```
model name : Intel(R) Xeon(R) Silver 4112 CPU @ 2.60GHz
 2 "physical id"s (chips)
 8 "processors"
cores, siblings (Caution: counting these is hw and system dependent. The
following excerpts from /proc/cpuinfo might not be reliable. Use with
caution.)
  cpu cores : 4
  siblings  : 4
  physical 0: cores 0 1 3 4
  physical 1: cores 1 2 4 5
 cache size : 8448 KB
```

From /proc/meminfo

```
MemTotal: 394667636 kB
HugePages_Total: 0
Hugepagesize: 2048 kB
```

From /etc/*release* /etc/*version*

```
SuSE-release:
SUSE Linux Enterprise Server 12 (x86_64)
VERSION = 12
PATCHLEVEL = 2
# This file is deprecated and will be removed in a future service pack or
release.
# Please check /etc/os-release for details about this release.
os-release:
NAME="SLES"
VERSION="12-SP2"
VERSION_ID="12.2"
PRETTY_NAME="SUSE Linux Enterprise Server 12 SP2"
ID="sles"
ANSI_COLOR="0;32"
CPE_NAME="cpe:/o:suse:sles:12:sp2"
```

uname -a:

```
Linux linux-djj4 4.4.21-69-default #1 SMP Tue Oct 25 10:58:20 UTC 2016
(9464f67) x86_64 x86_64 x86_64 GNU/Linux
```

run-level 3 Jan 1 07:19

SPEC is set to: /home/cpu2006-1.2

```
Filesystem      Type  Size  Used Avail Use% Mounted on
/dev/sdal       xfs   559G  130G  430G  24% /
```

Additional information from dmidecode:

Continued on next page



SPEC CFP2006 Result

Copyright 2006-2017 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS B200 M5 (Intel Xeon Silver 4112, 2.60 GHz)

SPECfp2006 = 102

SPECfp_base2006 = 99.6

CPU2006 license: 9019

Test sponsor: Cisco Systems

Tested by: Cisco Systems

Test date: Nov-2017

Hardware Availability: Aug-2017

Software Availability: Apr-2017

Platform Notes (Continued)

Warning: Use caution when you interpret this section. The 'dmidecode' program reads system data which is "intended to allow hardware to be accurately determined", but the intent may not be met, as there are frequent changes to hardware, firmware, and the "DMTF SMBIOS" standard.

BIOS Cisco Systems, Inc. B200M5.3.2.1d.5.0727171353 07/27/2017

Memory:

24x 0xCE00 M393A2G40EB2-CTD 16 GB 2 rank 2666 MHz, configured at 2400 MHz

(End of data from sysinfo program)

General Notes

Environment variables set by runspec before the start of the run:

KMP_AFFINITY = "granularity=fine,compact"

LD_LIBRARY_PATH = "/home/cpu2006-1.2/lib/ia32:/home/cpu2006-1.2/lib/intel64:/home/cpu2006-1.2/sh10.2"

OMP_NUM_THREADS = "8"

Binaries compiled on a system with 1x Intel Core i7-4790 CPU + 32GB RAM memory using Redhat Enterprise Linux 7.2

Transparent Huge Pages enabled with:

echo always > /sys/kernel/mm/transparent_hugepage/enabled

Base Compiler Invocation

C benchmarks:

icc -m64

C++ benchmarks:

icpc -m64

Fortran benchmarks:

ifort -m64

Benchmarks using both Fortran and C:

icc -m64 ifort -m64

Base Portability Flags

410.bwaves: -DSPEC_CPU_LP64

416.gamess: -DSPEC_CPU_LP64

433.milc: -DSPEC_CPU_LP64

434.zeusmp: -DSPEC_CPU_LP64

435.gromacs: -DSPEC_CPU_LP64 -nofor_main

436.cactusADM: -DSPEC_CPU_LP64 -nofor_main

437.leslie3d: -DSPEC_CPU_LP64

Continued on next page

Standard Performance Evaluation Corporation

info@spec.org

http://www.spec.org/

Page 4



SPEC CFP2006 Result

Copyright 2006-2017 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS B200 M5 (Intel Xeon Silver 4112, 2.60 GHz)

SPECfp2006 = 102

SPECfp_base2006 = 99.6

CPU2006 license: 9019

Test sponsor: Cisco Systems

Tested by: Cisco Systems

Test date: Nov-2017

Hardware Availability: Aug-2017

Software Availability: Apr-2017

Base Portability Flags (Continued)

```

444.namd: -DSPEC_CPU_LP64
447.dealII: -DSPEC_CPU_LP64
450.soplex: -DSPEC_CPU_LP64
453.povray: -DSPEC_CPU_LP64
454.calculix: -DSPEC_CPU_LP64 -nofor_main
459.GemsFDTD: -DSPEC_CPU_LP64
465.tonto: -DSPEC_CPU_LP64
470.lbm: -DSPEC_CPU_LP64
481.wrf: -DSPEC_CPU_LP64 -DSPEC_CPU_CASE_FLAG -DSPEC_CPU_LINUX
482.sphinx3: -DSPEC_CPU_LP64

```

Base Optimization Flags

```

C benchmarks:
-xCORE-AVX2 -ipo -O3 -no-prec-div -parallel -qopt-prefetch

C++ benchmarks:
-xCORE-AVX2 -ipo -O3 -no-prec-div -qopt-prefetch

Fortran benchmarks:
-xCORE-AVX2 -ipo -O3 -no-prec-div -parallel -qopt-prefetch

Benchmarks using both Fortran and C:
-xCORE-AVX2 -ipo -O3 -no-prec-div -parallel -qopt-prefetch

```

Peak Compiler Invocation

```

C benchmarks:
icc -m64

C++ benchmarks:
icpc -m64

Fortran benchmarks:
ifort -m64

Benchmarks using both Fortran and C:
icc -m64 ifort -m64

```

Peak Portability Flags

Same as Base Portability Flags



SPEC CFP2006 Result

Copyright 2006-2017 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS B200 M5 (Intel Xeon Silver 4112,
2.60 GHz)

SPECfp2006 = 102

SPECfp_base2006 = 99.6

CPU2006 license: 9019

Test sponsor: Cisco Systems

Tested by: Cisco Systems

Test date: Nov-2017

Hardware Availability: Aug-2017

Software Availability: Apr-2017

Peak Optimization Flags

C benchmarks:

433.milc: basepeak = yes

470.lbm: basepeak = yes

482.sphinx3: basepeak = yes

C++ benchmarks:

444.namd: -prof-gen(pass 1) -prof-use(pass 2) -xCORE-AVX2(pass 2)
-par-num-threads=1(pass 1) -ipo(pass 2) -O3(pass 2)
-no-prec-div(pass 2) -fno-alias -auto-ilp32

447.dealII: basepeak = yes

450.soplex: basepeak = yes

453.povray: -prof-gen(pass 1) -prof-use(pass 2) -xCORE-AVX2(pass 2)
-par-num-threads=1(pass 1) -ipo(pass 2) -O3(pass 2)
-no-prec-div(pass 2) -unroll4 -ansi-alias

Fortran benchmarks:

410.bwaves: basepeak = yes

416.gamess: -prof-gen(pass 1) -prof-use(pass 2) -xCORE-AVX2(pass 2)
-par-num-threads=1(pass 1) -ipo(pass 2) -O3(pass 2)
-no-prec-div(pass 2) -unroll2 -inline-level=0 -scalar-rep-

434.zeusmp: basepeak = yes

437.leslie3d: basepeak = yes

459.GemsFDTD: -prof-gen(pass 1) -prof-use(pass 2) -xCORE-AVX2(pass 2)
-par-num-threads=1(pass 1) -ipo(pass 2) -O3(pass 2)
-no-prec-div(pass 2) -unroll2 -inline-level=0
-qopt-prefetch -parallel

465.tonto: -prof-gen(pass 1) -prof-use(pass 2) -xCORE-AVX2(pass 2)
-par-num-threads=1(pass 1) -ipo(pass 2) -O3(pass 2)
-no-prec-div(pass 2) -inline-calloc -qopt-malloc-options=3
-auto -unroll4

Benchmarks using both Fortran and C:

435.gromacs: basepeak = yes

436.cactusADM: basepeak = yes

Continued on next page



SPEC CFP2006 Result

Copyright 2006-2017 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS B200 M5 (Intel Xeon Silver 4112, 2.60 GHz)

SPECfp2006 = 102

SPECfp_base2006 = 99.6

CPU2006 license: 9019

Test sponsor: Cisco Systems

Tested by: Cisco Systems

Test date: Nov-2017

Hardware Availability: Aug-2017

Software Availability: Apr-2017

Peak Optimization Flags (Continued)

454.calculix: -xCORE-AVX2 -ipo -O3 -no-prec-div -auto-ilp32

481.wrf: basepeak = yes

The flags files that were used to format this result can be browsed at

<http://www.spec.org/cpu2006/flags/Intel-ic17.0-official-linux64-revF.html>

<http://www.spec.org/cpu2006/flags/Cisco-Platform-Settings-V1.2-revH.html>

You can also download the XML flags sources by saving the following links:

<http://www.spec.org/cpu2006/flags/Intel-ic17.0-official-linux64-revF.xml>

<http://www.spec.org/cpu2006/flags/Cisco-Platform-Settings-V1.2-revH.xml>

SPEC and SPECfp are registered trademarks of the Standard Performance Evaluation Corporation. All other brand and product names appearing in this result are trademarks or registered trademarks of their respective holders.

For questions about this result, please contact the tester.
For other inquiries, please contact webmaster@spec.org.

Tested with SPEC CPU2006 v1.2.
Report generated on Wed Dec 27 12:04:28 2017 by SPEC CPU2006 PS/PDF formatter v6932.
Originally published on 26 December 2017.