SPEC® CINT2006 Result

Cisco Systems

Cisco UCS C460 M4 (Intel Xeon E7-8890 v4, 2.20 GHz)

SPECint®_rate2006 = Not Run

SPECint_rate_base2006 = 3560

CPU2006 license:	9019	**Test date:**	May-2016
Test sponsor:	Cisco Systems	**Hardware Availability:**	Jul-2016
Tested by:	Cisco Systems	**Software Availability:**	Aug-2015



Hardware

CPU Name:	Intel Xeon E7-8890 v4
CPU Characteristics:	Intel Turbo Boost Technology up to 3.40 GHz
CPU MHz:	2200
FPU:	Integrated
CPU(s) enabled:	96 cores, 4 chips, 24 cores/chip, 2 threads/core
CPU(s) orderable:	2,4 chips
Primary Cache:	32 KB I + 32 KB D on chip per core
Secondary Cache:	256 KB I+D on chip per core
L3 Cache:	60 MB I+D on chip per chip
Other Cache:	None
Memory:	512 GB (32 x 16 GB 2Rx4 PC4-2400T-R, running at 1600 MHz)
Disk Subsystem:	1 X 400 GB SAS SSD, RAID 0
Other Hardware:	None

Software

Operating System:	SUSE Linux Enterprise Server 12 SP1 (x86_64) 3.12.49-11-default
Compiler:	C/C++: Version 16.0.0.101 of Intel C++ Studio XE for Linux
Auto Parallel:	No
File System:	ext4
System State:	Run level 3 (multi-user)
Base Pointers:	32-bit
Peak Pointers:	32/64-bit
Other Software:	Microquill SmartHeap V10.2

Cisco Systems

Cisco UCS C460 M4 (Intel Xeon E7-8890 v4, 2.20 GHz)

SPECint_rate2006 = Not Run

SPECint_rate_base2006 = 3560

CPU2006 license: 9019
Test sponsor: Cisco Systems
Tested by: Cisco Systems
Test date: May-2016
Hardware Availability: Jul-2016
Software Availability: Aug-2015

Results Table

	Base							Peak						
Benchmark	Copies	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio	Copies	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio
400.perlbench	192	649	2890	**650**	**2890**	652	2880							
401.bzip2	192	**1047**	**1770**	1047	1770	1050	1760							
403.gcc	192	**606**	**2550**	607	2550	606	2550							
429.mcf	192	**409**	**4280**	409	4280	412	4250							
445.gobmk	192	765	2630	**765**	**2630**	766	2630							
456.hmmer	192	350	5120	349	5140	**349**	**5130**							
458.sjeng	192	856	2720	**856**	**2720**	856	2710							
462.libquantum	192	**103**	**38800**	103	38800	103	38800							
464.h264ref	192	**874**	**4860**	873	4870	874	4860							
471.omnetpp	192	795	1510	**797**	**1510**	797	1510							
473.astar	192	**689**	**1960**	689	1960	692	1950							
483.xalancbmk	192	368	3600	**367**	**3610**	366	3620							

Results appear in the order in which they were run. Bold underlined text indicates a median measurement.

Submit Notes

```
The numactl mechanism was used to bind copies to processors. The config file option 'submit'
was used to generate numactl commands to bind each copy to a specific processor.
For details, please see the config file.
```

Operating System Notes

```
Stack size set to unlimited using "ulimit -s unlimited"
```

Platform Notes

```
CPU performance set to Enterprise
Power Technology set to Performance
Energy Performance BIAS setting set to Balanced Performance
Memory RAS configuration set to Maximum Performance
Memory Power Saving Mode set to Disabled
 Sysinfo program /opt/cpu2006-1.2/config/sysinfo.rev6914
 $Rev: 6914 $ $Date:: 2014-06-25 #$ e3fbb8667b5a285932ceab81e28219e1
 running on linux-23mz Sun May  8 14:02:41 2016

 This section contains SUT (System Under Test) info as seen by
 some common utilities.  To remove or add to this section, see:
   http://www.spec.org/cpu2006/Docs/config.html#sysinfo

 From /proc/cpuinfo
    model name : Intel(R) Xeon(R) CPU E7-8890 v4 @ 2.20GHz
       4 "physical id"s (chips)
       192 "processors"
```

Continued on next page

Platform Notes (Continued)

```
      cores, siblings (Caution: counting these is hw and system dependent.  The
      following excerpts from /proc/cpuinfo might not be reliable.  Use with
      caution.)
         cpu cores : 24
         siblings  : 48
         physical 0: cores 0 1 2 3 4 5 8 9 10 11 12 13 16 17 18 19 20 21 24 25 26
         27 28 29
         physical 1: cores 0 1 2 3 4 5 8 9 10 11 12 13 16 17 18 19 20 21 24 25 26
         27 28 29
         physical 2: cores 0 1 2 3 4 5 8 9 10 11 12 13 16 17 18 19 20 21 24 25 26
         27 28 29
         physical 3: cores 0 1 2 3 4 5 8 9 10 11 12 13 16 17 18 19 20 21 24 25 26
         27 28 29
      cache size : 30720 KB

   From /proc/meminfo
      MemTotal:       529284260 kB
      HugePages_Total:       0
      Hugepagesize:       2048 kB

   /usr/bin/lsb_release -d
      SUSE Linux Enterprise Server 12 SP1

   From /etc/*release* /etc/*version*
      SuSE-release:
         SUSE Linux Enterprise Server 12 (x86_64)
         VERSION = 12
         PATCHLEVEL = 1
         # This file is deprecated and will be removed in a future service pack or
         release.
         # Please check /etc/os-release for details about this release.
      os-release:
         NAME="SLES"
         VERSION="12-SP1"
         VERSION_ID="12.1"
         PRETTY_NAME="SUSE Linux Enterprise Server 12 SP1"
         ID="sles"
         ANSI_COLOR="0;32"
         CPE_NAME="cpe:/o:suse:sles:12:sp1"

   uname -a:
      Linux linux-23mz 3.12.49-11-default #1 SMP Wed Nov 11 20:52:43 UTC 2015
      (8d714a0) x86_64 x86_64 x86_64 GNU/Linux

   run-level 3 May 8 12:23

   SPEC is set to: /opt/cpu2006-1.2
      Filesystem     Type  Size  Used Avail Use% Mounted on
      /dev/sda1      ext4  366G   13G  353G   4% /
   Additional information from dmidecode:

      Warning: Use caution when you interpret this section. The 'dmidecode' program
```

Continued on next page

Platform Notes (Continued)

```
    reads system data which is "intended to allow hardware to be accurately
    determined", but the intent may not be met, as there are frequent changes to
    hardware, firmware, and the "DMTF SMBIOS" standard.

   BIOS Cisco Systems, Inc. C460M4.2.0.11.30.032820161452 03/28/2016
   Memory:
    32x 0xCE00 M393A2G40EB1-CRC 16 GB 2 rank 2400 MHz, configured at 1600 MHz
    64x NO DIMM NO DIMM

 (End of data from sysinfo program)
```

General Notes

```
Environment variables set by runspec before the start of the run:
LD_LIBRARY_PATH = "/opt/cpu2006-1.2/libs/32:/opt/cpu2006-1.2/libs/64:/opt/cpu2006-1.2/sh"

 Binaries compiled on a system with 1x Intel Core i5-4670K CPU + 32GB
 memory using RedHat EL 7.1
 Transparent Huge Pages enabled with:
 echo always > /sys/kernel/mm/transparent_hugepage/enabled
 Filesystem page cache cleared with:
 echo 1>       /proc/sys/vm/drop_caches
 runspec command invoked through numactl i.e.:
 numactl --interleave=all runspec <etc>
```

Base Compiler Invocation

C benchmarks:
`icc -m32 -L/opt/intel/compilers_and_libraries_2016/linux/compiler/lib/ia32_lin`

C++ benchmarks:
`icpc -m32 -L/opt/intel/compilers_and_libraries_2016/linux/compiler/lib/ia32_lin`

Base Portability Flags

400.perlbench: -D_FILE_OFFSET_BITS=64 -DSPEC_CPU_LINUX_IA32
401.bzip2: -D_FILE_OFFSET_BITS=64
403.gcc: -D_FILE_OFFSET_BITS=64
429.mcf: -D_FILE_OFFSET_BITS=64
445.gobmk: -D_FILE_OFFSET_BITS=64
456.hmmer: -D_FILE_OFFSET_BITS=64
458.sjeng: -D_FILE_OFFSET_BITS=64
462.libquantum: -D_FILE_OFFSET_BITS=64 -DSPEC_CPU_LINUX
464.h264ref: -D_FILE_OFFSET_BITS=64
471.omnetpp: -D_FILE_OFFSET_BITS=64
473.astar: -D_FILE_OFFSET_BITS=64

Continued on next page

Base Portability Flags (Continued)

483.xalancbmk: `-D_FILE_OFFSET_BITS=64 -DSPEC_CPU_LINUX`

Base Optimization Flags

C benchmarks:
`-xCORE-AVX2 -ipo -O3 -no-prec-div -opt-prefetch -opt-mem-layout-trans=3`

C++ benchmarks:
`-xCORE-AVX2 -ipo -O3 -no-prec-div -opt-prefetch -opt-mem-layout-trans=3 -Wl,-z,muldefs -L/sh -lsmartheap`

Base Other Flags

C benchmarks:

403.gcc: `-Dalloca=_alloca`

The flags files that were used to format this result can be browsed at
http://www.spec.org/cpu2006/flags/Intel-ic16.0-official-linux64.html
http://www.spec.org/cpu2006/flags/Cisco-Platform-Settings-V1.2-revE.html

You can also download the XML flags sources by saving the following links:
http://www.spec.org/cpu2006/flags/Intel-ic16.0-official-linux64.xml
http://www.spec.org/cpu2006/flags/Cisco-Platform-Settings-V1.2-revE.xml

For questions about this result, please contact the tester.
For other inquiries, please contact webmaster@spec.org.

Tested with SPEC CPU2006 v1.2.
Report generated on Thu Jun 30 13:53:24 2016 by SPEC CPU2006 PS/PDF formatter v6932.
Originally published on 6 June 2016.