



SPEC® CINT2006 Result

Copyright 2006-2014 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS B420 M3 (Intel Xeon E5-4627 v2, 3.30 GHz)

SPECint®_rate2006 = 1290

SPECint_rate_base2006 = 1250

CPU2006 license: 9019


Test sponsor: Cisco Systems

Tested by: Cisco Systems

Test date: May-2014

Hardware Availability: Dec-2013

Software Availability: Apr-2014



Hardware

CPU Name: Intel Xeon E5-4627 v2
 CPU Characteristics: Intel Turbo Boost Technology up to 3.60 GHz
 CPU MHz: 3300
 FPU: Integrated
 CPU(s) enabled: 32 cores, 4 chips, 8 cores/chip
 CPU(s) orderable: 1,2,3,4 chip
 Primary Cache: 32 KB I + 32 KB D on chip per core
 Secondary Cache: 256 KB I+D on chip per core
 L3 Cache: 16 MB I+D on chip per chip
 Other Cache: None
 Memory: 256 GB (32 x 8 GB 2Rx4 PC3-14900R-13, ECC)
 Disk Subsystem: 1 X 300 GB 15000 RPM SAS
 Other Hardware: None

Software

Operating System: Red Hat Enterprise Linux Server release 6.5 (Santiago)
 2.6.32-431.el6.x86_64
 Compiler: C/C++: Version 14.0.0.080 of Intel C++ Studio XE for Linux
 Auto Parallel: No
 File System: ext4
 System State: Run level 3 (multi-user)
 Base Pointers: 32-bit
 Peak Pointers: 32/64-bit
 Other Software: Microquill SmartHeap V10.0



SPEC CINT2006 Result

Copyright 2006-2014 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS B420 M3 (Intel Xeon E5-4627 v2, 3.30 GHz)

SPECint_rate2006 = 1290

SPECint_rate_base2006 = 1250

CPU2006 license: 9019
Test sponsor: Cisco Systems
Tested by: Cisco Systems

Test date: May-2014
Hardware Availability: Dec-2013
Software Availability: Apr-2014

Results Table

Benchmark	Base							Peak						
	Copies	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio	Copies	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio
400.perlbench	32	330	948	330	947	330	948	32	268	1170	268	1170	267	1170
401.bzip2	32	499	619	499	619	499	619	32	486	635	487	634	487	634
403.gcc	32	273	944	274	940	277	930	32	279	925	275	937	275	937
429.mcf	32	151	1930	151	1930	152	1920	32	151	1930	151	1930	152	1920
445.gobmk	32	401	837	400	839	401	838	32	395	849	396	847	396	848
456.hammer	32	169	1770	169	1770	169	1770	32	160	1860	158	1890	158	1890
458.sjeng	32	424	913	424	913	424	913	32	411	942	412	941	411	942
462.libquantum	32	75.2	8820	75.1	8820	74.9	8850	32	75.2	8820	75.1	8820	74.9	8850
464.h264ref	32	394	1800	394	1800	393	1800	32	384	1850	384	1840	386	1830
471.omnetpp	32	317	632	315	634	316	632	32	310	645	309	647	310	646
473.astar	32	319	704	319	705	320	703	32	319	704	319	705	320	703
483.xalancbmk	32	153	1450	153	1440	153	1440	32	153	1450	153	1440	153	1440

Results appear in the order in which they were run. Bold underlined text indicates a median measurement.

Submit Notes

The numactl mechanism was used to bind copies to processors. The config file option 'submit' was used to generate numactl commands to bind each copy to a specific processor. For details, please see the config file.

Operating System Notes

Stack size set to unlimited using "ulimit -s unlimited"

Platform Notes

Sysinfo program /opt/cpu2006-1.4/config/sysinfo.rev6818
\$Rev: 6818 \$ \$Date:: 2012-07-17 #\$ e86d102572650a6e4d596a3cee98f191
running on b420m3 Wed May 28 22:59:02 2014

This section contains SUT (System Under Test) info as seen by some common utilities. To remove or add to this section, see:

<http://www.spec.org/cpu2006/Docs/config.html#sysinfo>

From /proc/cpuinfo

model name : Intel(R) Xeon(R) CPU E5-4627 v2 @ 3.30GHz

4 "physical id"s (chips)

32 "processors"

cores, siblings (Caution: counting these is hw and system dependent. The following excerpts from /proc/cpuinfo might not be reliable. Use with caution.)

cpu cores : 8

siblings : 8

physical 0: cores 0 1 2 3 4 5 6 7

physical 1: cores 0 1 2 3 4 5 6 7

Continued on next page



SPEC CINT2006 Result

Copyright 2006-2014 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS B420 M3 (Intel Xeon E5-4627 v2, 3.30 GHz)

SPECint_rate2006 = 1290

SPECint_rate_base2006 = 1250

CPU2006 license: 9019
Test sponsor: Cisco Systems
Tested by: Cisco Systems

Test date: May-2014
Hardware Availability: Dec-2013
Software Availability: Apr-2014

Platform Notes (Continued)

```

    physical 2: cores 0 1 2 3 4 5 6 7
    physical 3: cores 0 1 2 3 4 5 6 7
    cache size : 16384 KB
From /proc/meminfo
  MemTotal:      264501740 kB
  HugePages_Total: 0
  Hugepagesize:  2048 kB
/usr/bin/lsb_release -d
  Red Hat Enterprise Linux Server release 6.5 (Santiago)
From /etc/*release* /etc/*version*
  redhat-release: Red Hat Enterprise Linux Server release 6.5 (Santiago)
  system-release: Red Hat Enterprise Linux Server release 6.5 (Santiago)
  system-release-cpe: cpe:/o:redhat:enterprise_linux:6server:ga:server
uname -a:
  Linux b420m3 2.6.32-431.el6.x86_64 #1 SMP Sun Nov 10 22:19:54 EST 2013 x86_64
  x86_64 x86_64 GNU/Linux
run-level 3 May 28 15:08
SPEC is set to: /opt/cpu2006-1.4
  Filesystem      Type  Size  Used Avail Use% Mounted on
  /dev/sda1       ext4  275G  14G  247G   6% /
Additional information from dmidecode:
  BIOS Cisco Systems, Inc. B420M3.2.2.1.8.042120142113 04/21/2014
  Memory:
    32x 0xAD00 HMT31GR7EFR4C-RD 8 GB 1866 MHz 2 rank
    16x NO DIMM NO DIMM
(End of data from sysinfo program)

```

General Notes

```

Environment variables set by runspec before the start of the run:
LD_LIBRARY_PATH = "/opt/cpu2006-1.4/libs/32:/opt/cpu2006-1.4/libs/64:/opt/cpu2006-1.4/sh"
Binaries compiled on a system with 1x Core i7-860 CPU + 8GB
memory using RedHat EL 6.4
Transparent Huge Pages enabled with:
echo always > /sys/kernel/mm/redhat_transparent_hugepage/enabled
Filesystem page cache cleared with:
echo 1> /proc/sys/vm/drop_caches
runspec command invoked through numactl i.e.:
numactl --interleave=all runspec <etc>

```

Base Compiler Invocation

```

C benchmarks:
  icc -m32

C++ benchmarks:
  icpc -m32

```



SPEC CINT2006 Result

Copyright 2006-2014 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS B420 M3 (Intel Xeon E5-4627 v2, 3.30 GHz)

SPECint_rate2006 = 1290

SPECint_rate_base2006 = 1250

CPU2006 license: 9019
Test sponsor: Cisco Systems
Tested by: Cisco Systems

Test date: May-2014
Hardware Availability: Dec-2013
Software Availability: Apr-2014

Base Portability Flags

400.perlbench: -DSPEC_CPU_LINUX_IA32
462.libquantum: -DSPEC_CPU_LINUX
483.xalancbmk: -DSPEC_CPU_LINUX

Base Optimization Flags

C benchmarks:
-xSSE4.2 -ipo -O3 -no-prec-div -opt-prefetch -opt-mem-layout-trans=3

C++ benchmarks:
-xSSE4.2 -ipo -O3 -no-prec-div -opt-prefetch -opt-mem-layout-trans=3
-Wl,-z,muldefs -L/sh -lsmarthheap

Base Other Flags

C benchmarks:
403.gcc: -Dalloca=_alloca

Peak Compiler Invocation

C benchmarks (except as noted below):
icc -m32

400.perlbench: icc -m64

401.bzip2: icc -m64

456.hmmer: icc -m64

458.sjeng: icc -m64

C++ benchmarks:
icpc -m32

Peak Portability Flags

400.perlbench: -DSPEC_CPU_LP64 -DSPEC_CPU_LINUX_X64
401.bzip2: -DSPEC_CPU_LP64
456.hmmer: -DSPEC_CPU_LP64
458.sjeng: -DSPEC_CPU_LP64

Continued on next page



SPEC CINT2006 Result

Copyright 2006-2014 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS B420 M3 (Intel Xeon E5-4627 v2, 3.30 GHz)

SPECint_rate2006 = 1290

SPECint_rate_base2006 = 1250

CPU2006 license: 9019

Test sponsor: Cisco Systems

Tested by: Cisco Systems

Test date: May-2014

Hardware Availability: Dec-2013

Software Availability: Apr-2014

Peak Portability Flags (Continued)

462.libquantum: -DSPEC_CPU_LINUX
483.xalancbmk: -DSPEC_CPU_LINUX

Peak Optimization Flags

C benchmarks:

400.perlbench: -xSSE4.2(pass 2) -prof-gen(pass 1) -ipo(pass 2)
-O3(pass 2) -no-prec-div(pass 2) -prof-use(pass 2)
-auto-ilp32

401.bzip2: -xSSE4.2(pass 2) -prof-gen(pass 1) -ipo(pass 2)
-O3(pass 2) -no-prec-div(pass 2) -prof-use(pass 2)
-opt-prefetch -auto-ilp32 -ansi-alias

403.gcc: -xSSE4.2 -ipo -O3 -no-prec-div

429.mcf: basepeak = yes

445.gobmk: -xSSE4.2(pass 2) -prof-gen(pass 1) -prof-use(pass 2)
-ansi-alias -opt-mem-layout-trans=3

456.hmmr: -xSSE4.2 -ipo -O3 -no-prec-div -unroll2 -auto-ilp32

458.sjeng: -xSSE4.2(pass 2) -prof-gen(pass 1) -ipo(pass 2)
-O3(pass 2) -no-prec-div(pass 2) -prof-use(pass 2)
-unroll4 -auto-ilp32

462.libquantum: basepeak = yes

464.h264ref: -xSSE4.2(pass 2) -prof-gen(pass 1) -ipo(pass 2)
-O3(pass 2) -no-prec-div(pass 2) -prof-use(pass 2)
-unroll2 -ansi-alias

C++ benchmarks:

471.omnetpp: -xSSE4.2(pass 2) -prof-gen(pass 1) -ipo(pass 2)
-O3(pass 2) -no-prec-div(pass 2) -prof-use(pass 2)
-ansi-alias -opt-ra-region-strategy=block -Wl,-z,muldefs
-L/sh -lsmartheap

473.astar: basepeak = yes

483.xalancbmk: basepeak = yes



SPEC CINT2006 Result

Copyright 2006-2014 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS B420 M3 (Intel Xeon E5-4627 v2, 3.30 GHz)

SPECint_rate2006 = 1290

SPECint_rate_base2006 = 1250

CPU2006 license: 9019

Test sponsor: Cisco Systems

Tested by: Cisco Systems

Test date: May-2014

Hardware Availability: Dec-2013

Software Availability: Apr-2014

Peak Other Flags

C benchmarks:

403.gcc: -Dalloca=_alloca

The flags files that were used to format this result can be browsed at

<http://www.spec.org/cpu2006/flags/Intel-ic14.0-official-linux64.20140128.html>

<http://www.spec.org/cpu2006/flags/Cisco-Platform-Settings-V1.2-revB.html>

You can also download the XML flags sources by saving the following links:

<http://www.spec.org/cpu2006/flags/Intel-ic14.0-official-linux64.20140128.xml>

<http://www.spec.org/cpu2006/flags/Cisco-Platform-Settings-V1.2-revB.xml>

SPEC and SPECint are registered trademarks of the Standard Performance Evaluation Corporation. All other brand and product names appearing in this result are trademarks or registered trademarks of their respective holders.

For questions about this result, please contact the tester.
For other inquiries, please contact webmaster@spec.org.

Tested with SPEC CPU2006 v1.2.
Report generated on Fri Jul 25 00:17:20 2014 by SPEC CPU2006 PS/PDF formatter v6932.
Originally published on 1 July 2014.