



SPEC® CINT2006 Result

Copyright 2006-2014 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS B420 M3 (Intel Xeon E5-4657L v2, 2.40 GHz)

SPECint_rate2006 = 1790

SPECint_rate_base2006 = 1730

CPU2006 license: 9019


Test sponsor: Cisco Systems

Tested by: Cisco Systems

Test date: May-2014

Hardware Availability: Apr-2014

Software Availability: Apr-2014



Hardware

CPU Name: Intel Xeon E5-4657L v2
CPU Characteristics: Intel Turbo Boost Technology up to 2.90 GHz
CPU MHz: 2400
FPU: Integrated
CPU(s) enabled: 48 cores, 4 chips, 12 cores/chip, 2 threads/core
CPU(s) orderable: 1,2,3,4 chip
Primary Cache: 32 KB I + 32 KB D on chip per core
Secondary Cache: 256 KB I+D on chip per core
L3 Cache: 30 MB I+D on chip per chip
Other Cache: None
Memory: 256 GB (32 x 8 GB 2Rx4 PC3-14900R-13, ECC)
Disk Subsystem: 1 X 300 GB 15000 RPM SAS
Other Hardware: None

Software

Operating System: Red Hat Enterprise Linux Server release 6.5 (Santiago)
Compiler: 2.6.32-431.el6.x86_64
C/C++: Version 14.0.0.080 of Intel C++ Studio XE for Linux
Auto Parallel: No
File System: ext4
System State: Run level 3 (multi-user)
Base Pointers: 32-bit
Peak Pointers: 32/64-bit
Other Software: Microquill SmartHeap V10.0



SPEC CINT2006 Result

Copyright 2006-2014 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS B420 M3 (Intel Xeon E5-4657L v2, 2.40 GHz)

SPECint_rate2006 = 1790

SPECint_rate_base2006 = 1730

CPU2006 license: 9019

Test date: May-2014

Test sponsor: Cisco Systems

Hardware Availability: Apr-2014

Tested by: Cisco Systems

Software Availability: Apr-2014

Results Table

Benchmark	Base							Peak						
	Copies	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio	Copies	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio
400.perlbench	96	720	1300	720	1300	716	1310	96	597	1570	601	1560	600	1560
401.bzip2	96	985	940	985	941	992	934	96	969	956	969	956	970	955
403.gcc	96	572	1350	573	1350	573	1350	96	573	1350	574	1350	577	1340
429.mcf	96	335	2610	335	2610	336	2610	96	335	2610	335	2610	336	2610
445.gobmk	96	783	1290	784	1290	783	1290	96	765	1320	767	1310	765	1320
456.hammer	96	385	2330	386	2320	384	2330	96	354	2530	356	2510	355	2520
458.sjeng	96	902	1290	903	1290	902	1290	96	870	1340	871	1330	874	1330
462.libquantum	96	172	11600	172	11600	172	11600	96	172	11600	172	11600	172	11600
464.h264ref	96	947	2240	945	2250	957	2220	96	957	2220	949	2240	956	2220
471.omnetpp	96	626	958	626	959	627	958	96	597	1000	596	1010	597	1010
473.astar	96	706	955	703	959	701	961	96	706	955	703	959	701	961
483.xalancbmk	96	363	1820	363	1820	363	1830	96	363	1820	363	1820	363	1830

Results appear in the order in which they were run. Bold underlined text indicates a median measurement.

Submit Notes

The numactl mechanism was used to bind copies to processors. The config file option 'submit' was used to generate numactl commands to bind each copy to a specific processor. For details, please see the config file.

Operating System Notes

Stack size set to unlimited using "ulimit -s unlimited"

Platform Notes

Intel HT Technology = Enabled
CPU performance set to HPC
Power Technology set to Custom
CPU Power State C6 set to Disabled
CPU Power State C1 Enhanced set to Disabled
Memory RAS configuration set to Maximum Performance
DRAM Clock Throttling Set to Performance
Sysinfo program /opt/cpu2006-1.4/config/sysinfo.rev6818
\$Rev: 6818 \$ \$Date:: 2012-07-17 #\$ e86d102572650a6e4d596a3cee98f191
running on b420m3 Mon May 12 23:38:06 2014

This section contains SUT (System Under Test) info as seen by some common utilities. To remove or add to this section, see:
<http://www.spec.org/cpu2006/Docs/config.html#sysinfo>

From /proc/cpuinfo
model name : Intel(R) Xeon(R) CPU E5-4657L v2 @ 2.40GHz
Continued on next page



SPEC CINT2006 Result

Copyright 2006-2014 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS B420 M3 (Intel Xeon E5-4657L v2, 2.40 GHz)

SPECint_rate2006 = 1790

SPECint_rate_base2006 = 1730

CPU2006 license: 9019

Test date: May-2014

Test sponsor: Cisco Systems

Hardware Availability: Apr-2014

Tested by: Cisco Systems

Software Availability: Apr-2014

Platform Notes (Continued)

```
4 "physical id"s (chips)
96 "processors"
cores, siblings (Caution: counting these is hw and system dependent. The
following excerpts from /proc/cpuinfo might not be reliable. Use with
caution.)
    cpu cores : 12
    siblings   : 24
    physical 0: cores 0 1 2 3 4 5 8 9 10 11 12 13
    physical 1: cores 0 1 2 3 4 5 8 9 10 11 12 13
    physical 2: cores 0 1 2 3 4 5 8 9 10 11 12 13
    physical 3: cores 0 1 2 3 4 5 8 9 10 11 12 13
cache size : 30720 KB

From /proc/meminfo
MemTotal:      264493700 kB
HugePages_Total:       0
Hugepagesize:     2048 kB

/usr/bin/lsb_release -d
Red Hat Enterprise Linux Server release 6.5 (Santiago)

From /etc/*release* /etc/*version*
redhat-release: Red Hat Enterprise Linux Server release 6.5 (Santiago)
system-release: Red Hat Enterprise Linux Server release 6.5 (Santiago)
system-release-cpe: cpe:/o:redhat:enterprise_linux:6server:ga:server

uname -a:
Linux b420m3 2.6.32-431.el6.x86_64 #1 SMP Sun Nov 10 22:19:54 EST 2013 x86_64
x86_64 x86_64 GNU/Linux

run-level 3 May 12 01:33

SPEC is set to: /opt/cpu2006-1.4
Filesystem      Type  Size  Used Avail Use% Mounted on
/dev/sdal      ext4  275G   11G  250G   5%  /

Additional information from dmidecode:
BIOS Cisco Systems, Inc. B420M3.2.2.1.8.042120142113 04/21/2014
Memory:
 32x 0xAD00 HMT31GR7EFR4C-RD 8 GB 1866 MHz 2 rank
 16x NO DIMM NO DIMM

(End of data from sysinfo program)
```

General Notes

Environment variables set by runspec before the start of the run:

LD_LIBRARY_PATH = "/opt/cpu2006-1.4/libs/32:/opt/cpu2006-1.4/libs/64:/opt/cpu2006-1.4/sh"

Binaries compiled on a system with 1x Core i7-860 CPU + 8GB memory using RedHat EL 6.4

Continued on next page



SPEC CINT2006 Result

Copyright 2006-2014 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS B420 M3 (Intel Xeon E5-4657L v2, 2.40 GHz)

SPECint_rate2006 = 1790

SPECint_rate_base2006 = 1730

CPU2006 license: 9019

Test sponsor: Cisco Systems

Tested by: Cisco Systems

Test date: May-2014

Hardware Availability: Apr-2014

Software Availability: Apr-2014

General Notes (Continued)

Transparent Huge Pages enabled with:

```
echo always > /sys/kernel/mm/redhat_transparent_hugepage/enable
```

Filesystem page cache cleared with:

```
echo 1> /proc/sys/vm/drop_caches
```

runspec command invoked through numactl i.e.:

```
numactl --interleave=all runspec <etc>
```

Submitted_by: "Sheshgiri I (shei)" <shei@cisco.com>

Submitted: Mon May 19 14:36:26 EDT 2014

Submission: cpu2006-20140519-29611.sub

Base Compiler Invocation

C benchmarks:

```
icc -m32
```

C++ benchmarks:

```
icpc -m32
```

Base Portability Flags

400.perlbench: -DSPEC_CPU_LINUX_IA32

462.libquantum: -DSPEC_CPU_LINUX

483.xalancbmk: -DSPEC_CPU_LINUX

Base Optimization Flags

C benchmarks:

```
-xSSE4.2 -ipo -O3 -no-prec-div -opt-prefetch -opt-mem-layout-trans=3
```

C++ benchmarks:

```
-xSSE4.2 -ipo -O3 -no-prec-div -opt-prefetch -opt-mem-layout-trans=3  
-Wl,-z,muldefs -L/sh -lsmartheap
```

Base Other Flags

C benchmarks:

403.gcc: -Dalloca=_alloca



SPEC CINT2006 Result

Copyright 2006-2014 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS B420 M3 (Intel Xeon E5-4657L v2, 2.40 GHz)

SPECint_rate2006 = 1790

SPECint_rate_base2006 = 1730

CPU2006 license: 9019

Test sponsor: Cisco Systems

Tested by: Cisco Systems

Test date: May-2014

Hardware Availability: Apr-2014

Software Availability: Apr-2014

Peak Compiler Invocation

C benchmarks (except as noted below):

icc -m32

400.perlbench: icc -m64

401.bzip2: icc -m64

456.hmmer: icc -m64

458.sjeng: icc -m64

C++ benchmarks:

icpc -m32

Peak Portability Flags

400.perlbench: -DSPEC_CPU_LP64 -DSPEC_CPU_LINUX_X64

401.bzip2: -DSPEC_CPU_LP64

456.hmmer: -DSPEC_CPU_LP64

458.sjeng: -DSPEC_CPU_LP64

462.libquantum: -DSPEC_CPU_LINUX

483.xalancbmk: -DSPEC_CPU_LINUX

Peak Optimization Flags

C benchmarks:

400.perlbench: -xSSE4.2(pass 2) -prof-gen(pass 1) -ipo(pass 2)
-O3(pass 2) -no-prec-div(pass 2) -prof-use(pass 2)
-auto-ilp32

401.bzip2: -xSSE4.2(pass 2) -prof-gen(pass 1) -ipo(pass 2)
-O3(pass 2) -no-prec-div(pass 2) -prof-use(pass 2)
-opt-prefetch -auto-ilp32 -ansi-alias

403.gcc: -xSSE4.2 -ipo -O3 -no-prec-div

429.mcf: basepeak = yes

445.gobmk: -xSSE4.2(pass 2) -prof-gen(pass 1) -prof-use(pass 2)
-ansi-alias -opt-mem-layout-trans=3

456.hmmer: -xSSE4.2 -ipo -O3 -no-prec-div -unroll12 -auto-ilp32

458.sjeng: -xSSE4.2(pass 2) -prof-gen(pass 1) -ipo(pass 2)
-O3(pass 2) -no-prec-div(pass 2) -prof-use(pass 2)
-unroll14 -auto-ilp32

Continued on next page



SPEC CINT2006 Result

Copyright 2006-2014 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS B420 M3 (Intel Xeon E5-4657L v2, 2.40 GHz)

SPECint_rate2006 = 1790

SPECint_rate_base2006 = 1730

CPU2006 license: 9019

Test sponsor: Cisco Systems

Tested by: Cisco Systems

Test date: May-2014

Hardware Availability: Apr-2014

Software Availability: Apr-2014

Peak Optimization Flags (Continued)

462.libquantum: basepeak = yes

464.h264ref: -xSSE4.2(pass 2) -prof-gen(pass 1) -ipo(pass 2)
-O3(pass 2) -no-prec-div(pass 2) -prof-use(pass 2)
-unroll12 -ansi-alias

C++ benchmarks:

471.omnetpp: -xSSE4.2(pass 2) -prof-gen(pass 1) -ipo(pass 2)
-O3(pass 2) -no-prec-div(pass 2) -prof-use(pass 2)
-ansi-alias -opt-ra-region-strategy=block -Wl,-z,muldefs
-L/sh -lsmartheap

473.astar: basepeak = yes

483.xalancbmk: basepeak = yes

Peak Other Flags

C benchmarks:

403.gcc: -Dalloca=__alloca

The flags files that were used to format this result can be browsed at

<http://www.spec.org/cpu2006/flags/Intel-ic14.0-official-linux64.20140128.html>
<http://www.spec.org/cpu2006/flags/Cisco-Platform-Settings-V1.2-revB.html>

You can also download the XML flags sources by saving the following links:

<http://www.spec.org/cpu2006/flags/Intel-ic14.0-official-linux64.20140128.xml>
<http://www.spec.org/cpu2006/flags/Cisco-Platform-Settings-V1.2-revB.xml>

SPEC and SPECint are registered trademarks of the Standard Performance Evaluation Corporation. All other brand and product names appearing in this result are trademarks or registered trademarks of their respective holders.

For questions about this result, please contact the tester.
For other inquiries, please contact webmaster@spec.org.

Tested with SPEC CPU2006 v1.2.

Report generated on Thu Jul 24 23:56:59 2014 by SPEC CPU2006 PS/PDF formatter v6932.

Originally published on 9 June 2014.