



SPEC® CINT2006 Result

Copyright 2006-2014 Standard Performance Evaluation Corporation

Dell Inc.

PowerEdge M520 (Intel Xeon E5-2420 v2, 2.20 GHz)

SPECint®_rate2006 = 436

SPECint_rate_base2006 = 421

CPU2006 license: 55


Test sponsor: Dell Inc.

Tested by: Dell Inc.

Test date: Nov-2013

Hardware Availability: Jan-2014

Software Availability: Sep-2013



Hardware

CPU Name: Intel Xeon E5-2420 v2
 CPU Characteristics: Intel Turbo Boost Technology up to 2.70 GHz
 CPU MHz: 2200
 FPU: Integrated
 CPU(s) enabled: 12 cores, 2 chips, 6 cores/chip, 2 threads/core
 CPU(s) orderable: 2 chip
 Primary Cache: 32 KB I + 32 KB D on chip per core
 Secondary Cache: 256 KB I+D on chip per core
 L3 Cache: 15 MB I+D on chip per chip
 Other Cache: None
 Memory: 192 GB (12 x 16 GB 2Rx4 PC3L-12800R-11, ECC)
 Disk Subsystem: 1 x 1 TB 7200 RPM SATA
 Other Hardware: None

Software

Operating System: SUSE Linux Enterprise Server 11 (x86_64) 3.0.76-0.11-default
 Compiler: C/C++: Version 14.0.0.080 of Intel C++ Studio XE for Linux
 Auto Parallel: No
 File System: ext2
 System State: Run level 3 (multi-user)
 Base Pointers: 32-bit
 Peak Pointers: 32/64-bit
 Other Software: Microquill SmartHeap V10.0



SPEC CINT2006 Result

Copyright 2006-2014 Standard Performance Evaluation Corporation

Dell Inc.

SPECint_rate2006 = 436

PowerEdge M520 (Intel Xeon E5-2420 v2, 2.20 GHz)

SPECint_rate_base2006 = 421

CPU2006 license: 55
Test sponsor: Dell Inc.
Tested by: Dell Inc.

Test date: Nov-2013
Hardware Availability: Jan-2014
Software Availability: Sep-2013

Results Table

Benchmark	Base							Peak						
	Copies	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio	Copies	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio
400.perlbench	24	758	309	<u>759</u>	<u>309</u>	760	309	24	623	376	632	371	<u>631</u>	<u>371</u>
401.bzip2	24	1035	224	1032	224	<u>1032</u>	<u>224</u>	24	<u>1008</u>	<u>230</u>	1007	230	1008	230
403.gcc	24	564	342	<u>566</u>	<u>341</u>	567	341	24	564	342	<u>566</u>	<u>341</u>	567	341
429.mcf	24	327	669	<u>327</u>	<u>670</u>	326	671	24	327	669	<u>327</u>	<u>670</u>	326	671
445.gobmk	24	833	302	<u>834</u>	<u>302</u>	834	302	24	820	307	<u>818</u>	<u>308</u>	815	309
456.hammer	24	399	561	401	558	<u>400</u>	<u>560</u>	24	358	626	359	623	<u>359</u>	<u>624</u>
458.sjeng	24	939	309	<u>961</u>	<u>302</u>	963	302	24	897	324	<u>929</u>	<u>312</u>	930	312
462.libquantum	24	181	2740	181	2740	<u>181</u>	<u>2740</u>	24	181	2740	181	2740	<u>181</u>	<u>2740</u>
464.h264ref	24	<u>1037</u>	<u>512</u>	1037	512	1040	511	24	<u>1031</u>	<u>515</u>	1032	515	1030	515
471.omnetpp	24	623	241	<u>623</u>	<u>241</u>	624	240	24	589	255	<u>586</u>	<u>256</u>	585	256
473.astar	24	698	241	695	243	<u>695</u>	<u>242</u>	24	698	241	695	243	<u>695</u>	<u>242</u>
483.xalancbmk	24	357	464	356	466	<u>356</u>	<u>465</u>	24	357	464	356	466	<u>356</u>	<u>465</u>

Results appear in the order in which they were run. Bold underlined text indicates a median measurement.

Submit Notes

The numactl mechanism was used to bind copies to processors. The config file option 'submit' was used to generate numactl commands to bind each copy to a specific processor. For details, please see the config file.

Operating System Notes

Stack size set to unlimited using "ulimit -s unlimited"

Platform Notes

BIOS settings:
Virtualization Technology disabled
Execute Disable disabled
Logical Processor enabled
System Profile set to Performance
Sysinfo program /root/cpu2006-1.2/config/sysinfo.rev6818
\$Rev: 6818 \$ \$Date:: 2012-07-17 #\$ e86d102572650a6e4d596a3cee98f191
running on linux Mon Nov 4 11:27:15 2013

This section contains SUT (System Under Test) info as seen by some common utilities. To remove or add to this section, see:
<http://www.spec.org/cpu2006/Docs/config.html#sysinfo>

From /proc/cpuinfo
model name : Intel(R) Xeon(R) CPU E5-2420 v2 @ 2.20GHz
2 "physical id"s (chips)
24 "processors"

Continued on next page



SPEC CINT2006 Result

Copyright 2006-2014 Standard Performance Evaluation Corporation

Dell Inc.

SPECint_rate2006 = 436

PowerEdge M520 (Intel Xeon E5-2420 v2, 2.20 GHz)

SPECint_rate_base2006 = 421

CPU2006 license: 55

Test date: Nov-2013

Test sponsor: Dell Inc.

Hardware Availability: Jan-2014

Tested by: Dell Inc.

Software Availability: Sep-2013

Platform Notes (Continued)

cores, siblings (Caution: counting these is hw and system dependent. The following excerpts from /proc/cpuinfo might not be reliable. Use with caution.)

```
cpu cores : 6
siblings  : 12
physical 0: cores 0 1 2 3 4 5
physical 1: cores 0 1 2 3 4 5
cache size : 15360 KB
```

From /proc/meminfo

```
MemTotal:      198443260 kB
HugePages_Total: 0
Hugepagesize:   2048 kB
```

/usr/bin/lsb_release -d

```
SUSE Linux Enterprise Server 11 (x86_64)
```

From /etc/*release* /etc/*version*

```
SuSE-release:
SUSE Linux Enterprise Server 11 (x86_64)
VERSION = 11
PATCHLEVEL = 3
```

uname -a:

```
Linux linux 3.0.76-0.11-default #1 SMP Fri Jun 14 08:21:43 UTC 2013 (ccab990)
x86_64 x86_64 x86_64 GNU/Linux
```

run-level 3 Nov 4 11:26 last=S

SPEC is set to: /root/cpu2006-1.2

```
Filesystem      Type  Size  Used Avail Use% Mounted on
/dev/sda2        ext2  910G  8.6G  900G   1% /
```

Additional information from dmidecode:

```
BIOS Dell Inc. 2.0.22 09/23/2013
Memory:
12x 00AD04B300AD HMT42GR7AFR4A-PB 16 GB 1600 MHz
```

(End of data from sysinfo program)

General Notes

Environment variables set by runspec before the start of the run:

```
LD_LIBRARY_PATH = "/root/cpu2006-1.2/libs/32:/root/cpu2006-1.2/libs/64:/root/cpu2006-1.2/sh"
```

Binaries compiled on a system with 1x Core i7-860 CPU + 8GB memory using RedHat EL 6.4

Transparent Huge Pages enabled with:

```
echo always > /sys/kernel/mm/transparent_hugepage/enabled
```

Filesystem page cache cleared with:

```
echo 1> /proc/sys/vm/drop_caches
```

Continued on next page

Standard Performance Evaluation Corporation

info@spec.org
http://www.spec.org/

Page 3



SPEC CINT2006 Result

Copyright 2006-2014 Standard Performance Evaluation Corporation

Dell Inc.

PowerEdge M520 (Intel Xeon E5-2420 v2,
2.20 GHz)

SPECint_rate2006 = 436

SPECint_rate_base2006 = 421

CPU2006 license: 55

Test sponsor: Dell Inc.

Tested by: Dell Inc.

Test date: Nov-2013

Hardware Availability: Jan-2014

Software Availability: Sep-2013

General Notes (Continued)

runspec command invoked through numactl i.e.:
numactl --interleave=all runspec <etc>

Base Compiler Invocation

C benchmarks:
icc -m32

C++ benchmarks:
icpc -m32

Base Portability Flags

400.perlbench: -DSPEC_CPU_LINUX_IA32
462.libquantum: -DSPEC_CPU_LINUX
483.xalancbmk: -DSPEC_CPU_LINUX

Base Optimization Flags

C benchmarks:
-xSSE4.2 -ipo -O3 -no-prec-div -opt-prefetch -opt-mem-layout-trans=3

C++ benchmarks:
-xSSE4.2 -ipo -O3 -no-prec-div -opt-prefetch -opt-mem-layout-trans=3
-Wl,-z,muldefs -L/sh -lsmartheap

Base Other Flags

C benchmarks:
403.gcc: -Dalloca=_alloca

Peak Compiler Invocation

C benchmarks (except as noted below):
icc -m32

400.perlbench: icc -m64

401.bzip2: icc -m64

Continued on next page



SPEC CINT2006 Result

Copyright 2006-2014 Standard Performance Evaluation Corporation

Dell Inc.

PowerEdge M520 (Intel Xeon E5-2420 v2,
2.20 GHz)

SPECint_rate2006 = 436

SPECint_rate_base2006 = 421

CPU2006 license: 55
Test sponsor: Dell Inc.
Tested by: Dell Inc.

Test date: Nov-2013
Hardware Availability: Jan-2014
Software Availability: Sep-2013

Peak Compiler Invocation (Continued)

456.hmmr: `icc -m64`

458.sjeng: `icc -m64`

C++ benchmarks:
`icpc -m32`

Peak Portability Flags

400.perlbench: `-DSPEC_CPU_LP64 -DSPEC_CPU_LINUX_X64`
401.bzip2: `-DSPEC_CPU_LP64`
456.hmmr: `-DSPEC_CPU_LP64`
458.sjeng: `-DSPEC_CPU_LP64`
462.libquantum: `-DSPEC_CPU_LINUX`
483.xalancbmk: `-DSPEC_CPU_LINUX`

Peak Optimization Flags

C benchmarks:

400.perlbench: `-xSSE4.2(pass 2) -prof-gen(pass 1) -ipo(pass 2)`
`-O3(pass 2) -no-prec-div(pass 2) -prof-use(pass 2)`
`-auto-ilp32`

401.bzip2: `-xSSE4.2(pass 2) -prof-gen(pass 1) -ipo(pass 2)`
`-O3(pass 2) -no-prec-div(pass 2) -prof-use(pass 2)`
`-opt-prefetch -auto-ilp32 -ansi-alias`

403.gcc: `basepeak = yes`

429.mcf: `basepeak = yes`

445.gobmk: `-xSSE4.2(pass 2) -prof-gen(pass 1) -prof-use(pass 2)`
`-ansi-alias -opt-mem-layout-trans=3`

456.hmmr: `-xSSE4.2 -ipo -O3 -no-prec-div -unroll2 -auto-ilp32`

458.sjeng: `-xSSE4.2(pass 2) -prof-gen(pass 1) -ipo(pass 2)`
`-O3(pass 2) -no-prec-div(pass 2) -prof-use(pass 2)`
`-unroll4 -auto-ilp32`

462.libquantum: `basepeak = yes`

464.h264ref: `-xSSE4.2(pass 2) -prof-gen(pass 1) -ipo(pass 2)`
`-O3(pass 2) -no-prec-div(pass 2) -prof-use(pass 2)`
`-unroll2 -ansi-alias`

Continued on next page



SPEC CINT2006 Result

Copyright 2006-2014 Standard Performance Evaluation Corporation

Dell Inc.

PowerEdge M520 (Intel Xeon E5-2420 v2,
2.20 GHz)

SPECint_rate2006 = 436

SPECint_rate_base2006 = 421

CPU2006 license: 55

Test sponsor: Dell Inc.

Tested by: Dell Inc.

Test date: Nov-2013

Hardware Availability: Jan-2014

Software Availability: Sep-2013

Peak Optimization Flags (Continued)

C++ benchmarks:

471.omnetpp: -xSSE4.2(pass 2) -prof-gen(pass 1) -ipo(pass 2)
-O3(pass 2) -no-prec-div(pass 2) -prof-use(pass 2)
-ansi-alias -opt-ra-region-strategy=block -Wl,-z,muldefs
-L/sh -lsmartheap

473.astar: basepeak = yes

483.xalancbmk: basepeak = yes

Peak Other Flags

C benchmarks:

403.gcc: -Dalloca=_alloca

The flags files that were used to format this result can be browsed at

<http://www.spec.org/cpu2006/flags/Intel-ic14.0-official-linux64.20140128.html>

<http://www.spec.org/cpu2006/flags/Dell-Platform-Settings-V1.2-revB.html>

You can also download the XML flags sources by saving the following links:

<http://www.spec.org/cpu2006/flags/Intel-ic14.0-official-linux64.20140128.xml>

<http://www.spec.org/cpu2006/flags/Dell-Platform-Settings-V1.2-revB.xml>

SPEC and SPECint are registered trademarks of the Standard Performance Evaluation Corporation. All other brand and product names appearing in this result are trademarks or registered trademarks of their respective holders.

For questions about this result, please contact the tester.
For other inquiries, please contact webmaster@spec.org.

Tested with SPEC CPU2006 v1.2.
Report generated on Thu Jul 24 21:08:10 2014 by SPEC CPU2006 PS/PDF formatter v6932.
Originally published on 28 January 2014.