



SPEC® CINT2006 Result

Copyright 2006-2014 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS B22 M3 (Intel Xeon E5-2470, 2.30 GHz)

SPECint_rate2006 = 586

SPECint_rate_base2006 = 564

CPU2006 license: 9019


Test sponsor: Cisco Systems

Tested by: Cisco Systems

Test date: Jun-2012

Hardware Availability: Jul-2012

Software Availability: Feb-2012



SPECint_rate_base2006 = 564

SPECint_rate2006 = 586

Hardware

CPU Name: Intel Xeon E5-2470
CPU Characteristics: Intel Turbo Boost Technology up to 3.10 GHz
CPU MHz: 2300
FPU: Integrated
CPU(s) enabled: 16 cores, 2 chips, 8 cores/chip, 2 threads/core
CPU(s) orderable: 1,2 chip
Primary Cache: 32 KB I + 32 KB D on chip per core
Secondary Cache: 256 KB I+D on chip per core
L3 Cache: 20 MB I+D on chip per chip
Other Cache: None
Memory: 96 GB (12 x 8 GB 2Rx4 PC3-12800R-11, ECC)
Disk Subsystem: 300 GB SAS 15 K RPM
Other Hardware: None

Software

Operating System: Red Hat Enterprise Linux Server release 6.2 (Santiago)
Compiler: 2.6.32-220.el6.x86_64
C/C++: Version 12.1.3.293 of Intel C++ Studio XE for Linux
Auto Parallel: No
File System: ext4
System State: Run level 3 (multi-user)
Base Pointers: 32-bit
Peak Pointers: 32/64-bit
Other Software: Microquill SmartHeap V9.01



SPEC CINT2006 Result

Copyright 2006-2014 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS B22 M3 (Intel Xeon E5-2470, 2.30 GHz)

SPECint_rate2006 = 586

SPECint_rate_base2006 = 564

CPU2006 license: 9019

Test date: Jun-2012

Test sponsor: Cisco Systems

Hardware Availability: Jul-2012

Tested by: Cisco Systems

Software Availability: Feb-2012

Results Table

Benchmark	Base							Peak						
	Copies	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio	Copies	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio
400.perlbench	32	719	435	719	435	719	435	32	613	510	609	513	607	515
401.bzip2	32	958	322	964	320	961	321	32	943	327	952	324	941	328
403.gcc	32	571	451	574	449	571	451	32	575	448	576	447	576	447
429.mcf	32	346	844	346	842	347	840	32	346	844	346	842	347	840
445.gobmk	32	762	440	766	438	746	450	32	747	450	748	449	729	460
456.hammer	32	428	697	425	702	425	703	32	365	818	368	812	366	816
458.sjeng	32	886	437	887	437	887	437	32	858	451	827	468	842	460
462.libquantum	32	200	3320	199	3330	200	3320	32	200	3320	199	3330	200	3320
464.h264ref	32	954	743	963	736	967	732	32	945	749	943	751	951	745
471.omnetpp	32	619	323	620	323	619	323	32	594	337	594	337	595	336
473.astar	32	693	324	694	324	692	325	32	693	324	694	324	692	325
483.xalancbmk	32	393	562	394	561	393	561	32	393	562	394	561	393	561

Results appear in the order in which they were run. Bold underlined text indicates a median measurement.

Submit Notes

The numactl mechanism was used to bind copies to processors. The config file option 'submit' was used to generate numactl commands to bind each copy to a specific processor. For details, please see the config file.

Operating System Notes

Stack size set to unlimited using "ulimit -s unlimited"

Platform Notes

```
Sysinfo program /opt/cpu2006-1.2/config/sysinfo.rev6800
$Rev: 6800 $ $Date::: 2011-10-11 #$
running on localhost.localdomain Wed Jun 20 10:48:06 2012
```

This section contains SUT (System Under Test) info as seen by some common utilities. To remove or add to this section, see:

<http://www.spec.org/cpu2006/Docs/config.html#sysinfo>

```
From /proc/cpuinfo
model name : Intel(R) Xeon(R) CPU E5-2470 0 @ 2.30GHz
        2 "physical id"s (chips)
        32 "processors"
cores, siblings (Caution: counting these is hw and system dependent. The
following excerpts from /proc/cpuinfo might not be reliable. Use with
caution.)
        cpu cores : 8
        siblings  : 16
```

Continued on next page



SPEC CINT2006 Result

Copyright 2006-2014 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS B22 M3 (Intel Xeon E5-2470, 2.30 GHz)

SPECint_rate2006 = 586

SPECint_rate_base2006 = 564

CPU2006 license: 9019

Test sponsor: Cisco Systems

Tested by: Cisco Systems

Test date: Jun-2012

Hardware Availability: Jul-2012

Software Availability: Feb-2012

Platform Notes (Continued)

```
physical 0: cores 0 1 2 3 4 5 6 7
physical 1: cores 0 1 2 3 4 5 6 7
cache size : 20480 KB

From /proc/meminfo
MemTotal:      99006352 kB
HugePages_Total:      0
Hugepagesize:     2048 kB

/usr/bin/lsb_release -d
Red Hat Enterprise Linux Server release 6.2 (Santiago)

From /etc/*release* /etc/*version*
redhat-release: Red Hat Enterprise Linux Server release 6.2 (Santiago)
system-release: Red Hat Enterprise Linux Server release 6.2 (Santiago)
system-release-cpe: cpe:/o:redhat:enterprise_linux:6server:ga:server

uname -a:
Linux localhost.localdomain 2.6.32-220.el6.x86_64 #1 SMP Wed Nov 9 08:03:13
EST 2011 x86_64 x86_64 x86_64 GNU/Linux

run-level 3 Jun 18 16:52

SPEC is set to: /opt/cpu2006-1.2
Filesystem      Type  Size  Used Avail Use% Mounted on
/dev/mapper/VolGroup-lv_root
                  ext4   67G   8.3G   55G  14%  /


Additional information from dmidecode:
Memory:
 12x 0xCE00 M393B1K70DH0-YK0 8 GB 1600 MHz 2 rank

(End of data from sysinfo program)
```

General Notes

Environment variables set by runspec before the start of the run:
LD_LIBRARY_PATH = "/opt/cpu2006-1.2/libs/32:/opt/cpu2006-1.2/libs/64"

Binaries compiled on a system with 2 x Xeon X5650 CPU + 16GB memory
using RHEL 6.2

Transparent Huge Pages enabled with:

```
echo always > /sys/kernel/mm/redhat_transparent_hugepage/enabled
```

Filesystem page cache cleared with:

```
echo 1> /proc/sys/vm/drop_caches
```



SPEC CINT2006 Result

Copyright 2006-2014 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS B22 M3 (Intel Xeon E5-2470, 2.30 GHz)

CPU2006 license: 9019

Test sponsor: Cisco Systems

Tested by: Cisco Systems

SPECint_rate2006 = 586

SPECint_rate_base2006 = 564

Test date: Jun-2012

Hardware Availability: Jul-2012

Software Availability: Feb-2012

Base Compiler Invocation

C benchmarks:

`icc -m32`

C++ benchmarks:

`icpc -m32`

Base Portability Flags

400.perlbench: `-DSPEC_CPU_LINUX_IA32`

462.libquantum: `-DSPEC_CPU_LINUX`

483.xalancbmk: `-DSPEC_CPU_LINUX`

Base Optimization Flags

C benchmarks:

`-xSSE4.2 -ipo -O3 -no-prec-div -opt-prefetch -opt-mem-layout-trans=3`

C++ benchmarks:

`-xSSE4.2 -ipo -O3 -no-prec-div -opt-prefetch -opt-mem-layout-trans=3
-Wl,-z,muldefs -L/smartheap -lsmartheap`

Base Other Flags

C benchmarks:

403.gcc: `-Dalloca=_alloca`

Peak Compiler Invocation

C benchmarks (except as noted below):

`icc -m32`

400.perlbench: `icc -m64`

401.bzip2: `icc -m64`

456.hmmer: `icc -m64`

458.sjeng: `icc -m64`

C++ benchmarks:

`icpc -m32`



SPEC CINT2006 Result

Copyright 2006-2014 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS B22 M3 (Intel Xeon E5-2470, 2.30 GHz)

SPECint_rate2006 = 586

SPECint_rate_base2006 = 564

CPU2006 license: 9019

Test sponsor: Cisco Systems

Tested by: Cisco Systems

Test date: Jun-2012

Hardware Availability: Jul-2012

Software Availability: Feb-2012

Peak Portability Flags

400.perlbench: -DSPEC_CPU_LP64 -DSPEC_CPU_LINUX_X64
401.bzip2: -DSPEC_CPU_LP64
456.hmmer: -DSPEC_CPU_LP64
458.sjeng: -DSPEC_CPU_LP64
462.libquantum: -DSPEC_CPU_LINUX
483.xalancbmk: -DSPEC_CPU_LINUX

Peak Optimization Flags

C benchmarks:

400.perlbench: -xSSE4.2(pass 2) -prof-gen(pass 1) -ipo(pass 2)
-O3(pass 2) -no-prec-div(pass 2) -prof-use(pass 2)
-auto-ilp32

401.bzip2: -xSSE4.2(pass 2) -prof-gen(pass 1) -ipo(pass 2)
-O3(pass 2) -no-prec-div(pass 2) -prof-use(pass 2)
-opt-prefetch -auto-ilp32 -ansi-alias

403.gcc: -xSSE4.2 -ipo -O3 -no-prec-div

429.mcf: basepeak = yes

445.gobmk: -xSSE4.2(pass 2) -prof-gen(pass 1) -prof-use(pass 2)
-ansi-alias -opt-mem-layout-trans=3

456.hmmer: -xSSE4.2 -ipo -O3 -no-prec-div -unroll12 -auto-ilp32

458.sjeng: -xSSE4.2(pass 2) -prof-gen(pass 1) -ipo(pass 2)
-O3(pass 2) -no-prec-div(pass 2) -prof-use(pass 2)
-unroll14 -auto-ilp32

462.libquantum: basepeak = yes

464.h264ref: -xSSE4.2(pass 2) -prof-gen(pass 1) -ipo(pass 2)
-O3(pass 2) -no-prec-div(pass 2) -prof-use(pass 2)
-unroll12 -ansi-alias

C++ benchmarks:

471.omnetpp: -xSSE4.2(pass 2) -prof-gen(pass 1) -ipo(pass 2)
-O3(pass 2) -no-prec-div(pass 2) -prof-use(pass 2)
-ansi-alias -opt-ra-region-strategy=block -Wl,-z,muldefs
-L/smartheap -lsmartheap

473.astar: basepeak = yes

Continued on next page



SPEC CINT2006 Result

Copyright 2006-2014 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS B22 M3 (Intel Xeon E5-2470, 2.30 GHz)

SPECint_rate2006 = 586

SPECint_rate_base2006 = 564

CPU2006 license: 9019

Test sponsor: Cisco Systems

Tested by: Cisco Systems

Test date: Jun-2012

Hardware Availability: Jul-2012

Software Availability: Feb-2012

Peak Optimization Flags (Continued)

483.xalancbmk: basepeak = yes

Peak Other Flags

C benchmarks:

403.gcc: -Dalloca=__alloca

The flags files that were used to format this result can be browsed at

<http://www.spec.org/cpu2006/flags/Intel-ic12.1-official-linux64.20120425.html>

<http://www.spec.org/cpu2006/flags/Cisco-Platform-Settings-V1.2.html>

You can also download the XML flags sources by saving the following links:

<http://www.spec.org/cpu2006/flags/Intel-ic12.1-official-linux64.20120425.xml>

<http://www.spec.org/cpu2006/flags/Cisco-Platform-Settings-V1.2.xml>

SPEC and SPECint are registered trademarks of the Standard Performance Evaluation Corporation. All other brand and product names appearing in this result are trademarks or registered trademarks of their respective holders.

For questions about this result, please contact the tester.
For other inquiries, please contact webmaster@spec.org.

Tested with SPEC CPU2006 v1.2.

Report generated on Thu Jul 24 12:25:44 2014 by SPEC CPU2006 PS/PDF formatter v6932.

Originally published on 17 July 2012.