




SPEC® CINT2006 Result

Copyright 2006-2014 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C460 M2 (Intel Xeon E7-4860, 2.26 GHz)

SPECint®2006 = 36.3



SPECint2006 = 36.3

Hardware

CPU Name: Intel Xeon E7-4860
 CPU Characteristics: Intel Turbo Boost Technology up to 2.66 GHz
 CPU MHz: 2266
 FPU: Integrated
 CPU(s) enabled: 40 cores, 4 chips, 10 cores/chip, 2 threads/core
 CPU(s) orderable: 1,2,3,4 chips
 Primary Cache: 32 KB I + 32 KB D on chip per core
 Secondary Cache: 256 KB I+D on chip per core
 L3 Cache: 24 MB I+D on chip per chip
 Other Cache: None
 Memory: 1 TB (64 x 16 GB 4Rx4 PC3-10600R-9, ECC, running at 1067 MHz)
 Disk Subsystem: 146 GB SAS, 10K RPM
 Other Hardware: None

Software

Operating System: Red Hat Enterprise Linux Server release 6.1 beta Kernel 2.6.32-130.el6.x86_64
 Compiler: C/C++: Version 12.0.1.116 of Intel Compiler XE Build 20101116
 Auto Parallel: Yes
 File System: ext4
 System State: Run level 3 (multi-user)
 Base Pointers: 32-bit
 Peak Pointers: 32/64-bit
 Other Software: Microquill SmartHeap V9.01



SPEC CINT2006 Result

Copyright 2006-2014 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C460 M2 (Intel Xeon E7-4860, 2.26 GHz)

SPECint2006 = 36.3

CPU2006 license: 9019

Test date: Sep-2011

Test sponsor: Cisco Systems

Hardware Availability: Jul-2011

Tested by: Cisco Systems

Software Availability: Aug-2011

Results Table

Benchmark	Base						Peak					
	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio
400.perlbench	521	18.8	508	19.2	523	18.7	434	22.5	442	22.1	437	22.3
401.bzip2	624	15.5	623	15.5	624	15.5	607	15.9	606	15.9	606	15.9
403.gcc	434	18.6	440	18.3	433	18.6	436	18.4	435	18.5	436	18.5
429.mcf	248	36.8	247	36.9	248	36.7	248	36.8	247	36.9	248	36.7
445.gobmk	579	18.1	576	18.2	577	18.2	527	19.9	524	20.0	524	20.0
456.hmmer	250	37.4	251	37.1	251	37.2	244	38.2	244	38.2	244	38.2
458.sjeng	587	20.6	588	20.6	587	20.6	578	20.9	578	20.9	579	20.9
462.libquantum	8.54	2430	8.55	2420	7.95	2610	8.54	2430	8.55	2420	7.95	2610
464.h264ref	763	29.0	763	29.0	763	29.0	695	31.8	690	32.1	692	32.0
471.omnetpp	335	18.7	337	18.6	337	18.5	226	27.7	226	27.7	220	28.4
473.astar	358	19.6	361	19.4	365	19.2	358	19.6	361	19.4	365	19.2
483.xalancbmk	220	31.3	219	31.5	218	31.6	211	32.6	212	32.5	212	32.5

Results appear in the order in which they were run. Bold underlined text indicates a median measurement.

Operating System Notes

Stack size set to unlimited using "ulimit -s unlimited"

General Notes

Environment variables set by runspec before the start of the run:

KMP_AFFINITY = "granularity=fine,scatter"

LD_LIBRARY_PATH = "/opt/cpu2006/smartheap:/opt/cpu2006/ic12.1-libs/ia32:/opt/cpu2006/ic12.1-libs/intel64"

OMP_NUM_THREADS = "40"

Binaries compiled on a system with 1x Core i7-860 CPU + 8GB memory using RHEL5.5 with binutils-2.17.50.0.6-14.el5

Stack size set to unlimited using "ulimit -s unlimited"

Transparent Huge Pages enabled with:

echo always > /sys/kernel/mm/redhat_transparent_hugepage/enabled

Filesystem page cache cleared with:

echo 1> /proc/sys/vm/drop_caches

Base Compiler Invocation

C benchmarks:

icc -m64

C++ benchmarks:

icpc -m64



SPEC CINT2006 Result

Copyright 2006-2014 Standard Performance Evaluation Corporation

Cisco Systems	SPECint2006 =	36.3
Cisco UCS C460 M2 (Intel Xeon E7-4860, 2.26 GHz)	SPECint_base2006 =	33.8
CPU2006 license: 9019	Test date:	Sep-2011
Test sponsor: Cisco Systems	Hardware Availability:	Jul-2011
Tested by: Cisco Systems	Software Availability:	Aug-2011

Base Portability Flags

```
400.perlbench: -DSPEC_CPU_LP64 -DSPEC_CPU_LINUX_X64  
401.bzip2: -DSPEC_CPU_LP64  
403.gcc: -DSPEC_CPU_LP64  
429.mcf: -DSPEC_CPU_LP64  
445.gobmk: -DSPEC_CPU_LP64  
456.hmmer: -DSPEC_CPU_LP64  
458.sjeng: -DSPEC_CPU_LP64  
462.libquantum: -DSPEC_CPU_LP64 -DSPEC_CPU_LINUX  
464.h264ref: -DSPEC_CPU_LP64  
471.omnetpp: -DSPEC_CPU_LP64  
473.astar: -DSPEC_CPU_LP64  
483.xalancbmk: -DSPEC_CPU_LP64 -DSPEC_CPU_LINUX
```

Base Optimization Flags

C benchmarks:

```
-xSSE4.2 -ipo -O3 -no-prec-div -parallel -opt-prefetch -auto-p32
```

C++ benchmarks:

```
-xSSE4.2 -ipo -O3 -no-prec-div -opt-prefetch -auto-p32  
-Wl,-z,muldefs -L/smartheap -lsmartheap64
```

Base Other Flags

C benchmarks:

```
403.gcc: -Dalloca=_alloca
```

Peak Compiler Invocation

C benchmarks (except as noted below):

```
icc -m64
```

```
400.perlbench: icc -m32
```

```
445.gobmk: icc -m32
```

```
464.h264ref: icc -m32
```

C++ benchmarks (except as noted below):

```
icpc -m32
```

```
473.astar: icpc -m64
```



SPEC CINT2006 Result

Copyright 2006-2014 Standard Performance Evaluation Corporation

Cisco Systems	SPECint2006 =	36.3
Cisco UCS C460 M2 (Intel Xeon E7-4860, 2.26 GHz)	SPECint_base2006 =	33.8
CPU2006 license: 9019	Test date:	Sep-2011
Test sponsor: Cisco Systems	Hardware Availability:	Jul-2011
Tested by: Cisco Systems	Software Availability:	Aug-2011

Peak Portability Flags

```

400.perlbench: -DSPEC_CPU_LINUX_IA32
 401.bzip2: -DSPEC_CPU_LP64
   403.gcc: -DSPEC_CPU_LP64
   429.mcf: -DSPEC_CPU_LP64
 456.hmmer: -DSPEC_CPU_LP64
 458.sjeng: -DSPEC_CPU_LP64
462.libquantum: -DSPEC_CPU_LP64 -DSPEC_CPU_LINUX
   473.astar: -DSPEC_CPU_LP64
 483.xalancbmk: -DSPEC_CPU_LINUX

```

Peak Optimization Flags

C benchmarks:

```

400.perlbench: -xSSE4.2(pass 2) -prof-gen(pass 1) -ipo(pass 2)
               -O3(pass 2) -no-prec-div(pass 2) -prof-use(pass 2)
               -opt-prefetch -ansi-alias

401.bzip2: -xSSE4.2(pass 2) -prof-gen(pass 1) -ipo(pass 2)
               -O3(pass 2) -no-prec-div -prof-use(pass 2) -auto-ilp32
               -opt-prefetch -ansi-alias

403.gcc: -xSSE4.2 -ipo -O3 -no-prec-div -inline-calloc
          -opt-malloc-options=3 -auto-ilp32

429.mcf: basepeak = yes

445.gobmk: -xSSE4.2(pass 2) -prof-gen(pass 1) -prof-use(pass 2)
               -ansi-alias

456.hmmer: -xSSE4.2 -ipo -O3 -no-prec-div -unroll12 -auto-ilp32
               -ansi-alias

458.sjeng: -xSSE4.2(pass 2) -prof-gen(pass 1) -ipo(pass 2)
               -O3(pass 2) -no-prec-div(pass 2) -prof-use(pass 2)
               -unroll14

462.libquantum: basepeak = yes

464.h264ref: -xSSE4.2(pass 2) -prof-gen(pass 1) -ipo(pass 2)
               -O3(pass 2) -no-prec-div(pass 2) -prof-use(pass 2)
               -unroll12 -ansi-alias

```

C++ benchmarks:

```

471.omnetpp: -xSSE4.2(pass 2) -prof-gen(pass 1) -ipo(pass 2)
               -O3(pass 2) -no-prec-div(pass 2) -prof-use(pass 2)
               -opt-ra-region-strategy=block -ansi-alias -Wl,-z,muldefs
               -L/smartheap -lsmartheap

```

Continued on next page



SPEC CINT2006 Result

Copyright 2006-2014 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C460 M2 (Intel Xeon E7-4860, 2.26 GHz)

SPECint2006 = 36.3

SPECint_base2006 = 33.8

CPU2006 license: 9019

Test sponsor: Cisco Systems

Tested by: Cisco Systems

Test date: Sep-2011

Hardware Availability: Jul-2011

Software Availability: Aug-2011

Peak Optimization Flags (Continued)

473.astar: basepeak = yes

483.xalancbmk: -xSSE4.2 -ipo -O3 -no-prec-div -opt-prefetch -ansi-alias
-Wl,-z,muldefs -L/smartheap -lsmartheap

Peak Other Flags

C benchmarks:

403.gcc: -Dalloca=_alloca

The flags files that were used to format this result can be browsed at

<http://www.spec.org/cpu2006/flags/Intel-ic12.1-linux64.html>

<http://www.spec.org/cpu2006/flags/Cisco-Platform-Settings.20111118.html>

You can also download the XML flags sources by saving the following links:

<http://www.spec.org/cpu2006/flags/Intel-ic12.1-linux64.xml>

<http://www.spec.org/cpu2006/flags/Cisco-Platform-Settings.20111118.xml>

SPEC and SPECint are registered trademarks of the Standard Performance Evaluation Corporation. All other brand and product names appearing in this result are trademarks or registered trademarks of their respective holders.

For questions about this result, please contact the tester.
For other inquiries, please contact webmaster@spec.org.

Tested with SPEC CPU2006 v1.1.

Report generated on Thu Jul 24 00:48:32 2014 by SPEC CPU2006 PS/PDF formatter v6932.

Originally published on 18 November 2011.