SPEC® CINT2006 Result

Copyright 2006-2014 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS B200 M2 (Intel Xeon E5620, 2.40 GHz)

SPECint®2006 = 29.6

SPECint_base2006 = 27.8

CPU2006 license: 9019
Test sponsor: Cisco Systems
Tested by: Cisco Systems

Test date: Nov-2010
Hardware Availability: Apr-2010
Software Availability: Jan-2010



Hardware

CPU Name:	Intel Xeon E5620
CPU Characteristics:	Intel Turbo Boost Technology up to 2.67 GHz
CPU MHz:	2400
FPU:	Integrated
CPU(s) enabled:	8 cores, 2 chips, 4 cores/chip
CPU(s) orderable:	1 ,2 chips
Primary Cache:	32 KB I + 32 KB D on chip per core
Secondary Cache:	256 KB I+D on chip per core
L3 Cache:	12 MB I+D on chip per chip
Other Cache:	None
Memory:	48 GB (12 x 4 GB 2Rx4 PC3-10600R, ECC, running at 1066 MHz and CL8)
Disk Subsystem:	1 x 146 GB SAS, 10K RPM
Other Hardware:	None

Software

Operating System:	SuSe Linux Enterprise Server 11 (x86_64) RC4, Kernel 2.6.27.19-5-default
Compiler:	Intel C++ Professional Compiler for IA32 and Intel 64, Version 11.1 Build 20091130 Package ID: l_cproc_p_11.1.064
Auto Parallel:	Yes
File System:	ext3
System State:	Run level 3 (multi-user)
Base Pointers:	64-bit
Peak Pointers:	32/64-bit
Other Software:	MicroQuill SmartHeap Library V8.1

SPEC CINT2006 Result

Copyright 2006-2014 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS B200 M2 (Intel Xeon E5620, 2.40 GHz)

SPECint2006 = 29.6

SPECint_base2006 = 27.8

CPU2006 license: 9019
Test sponsor: Cisco Systems
Tested by: Cisco Systems

Test date: Nov-2010
Hardware Availability: Apr-2010
Software Availability: Jan-2010

Results Table

Benchmark	Base						Peak					
	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio
400.perlbench	493	19.8	**493**	**19.8**	492	19.8	425	23.0	**426**	**23.0**	429	22.8
401.bzip2	643	15.0	**643**	**15.0**	643	15.0	643	15.0	643	15.0	**643**	**15.0**
403.gcc	414	19.4	**414**	**19.4**	414	19.5	376	21.4	**370**	**21.8**	370	21.8
429.mcf	259	35.2	**259**	**35.2**	259	35.2	238	38.3	244	37.4	**239**	**38.2**
445.gobmk	551	19.0	551	19.0	**551**	**19.0**	**523**	**20.1**	524	20.0	523	20.1
456.hmmer	260	35.9	**260**	**35.8**	261	35.8	**254**	**36.8**	254	36.7	254	36.8
458.sjeng	611	19.8	613	19.7	**611**	**19.8**	614	19.7	**591**	**20.5**	590	20.5
462.libquantum	**64.8**	**320**	65.6	316	64.8	320	64.8	320	65.0	319	**64.8**	**320**
464.h264ref	754	29.4	755	29.3	**754**	**29.3**	716	30.9	719	30.8	**716**	**30.9**
471.omnetpp	**343**	**18.2**	343	18.2	343	18.2	275	22.7	364	17.2	**275**	**22.7**
473.astar	448	15.7	452	15.5	**448**	**15.7**	429	16.3	430	16.3	**430**	**16.3**
483.xalancbmk	242	28.6	**241**	**28.6**	241	28.7	246	28.1	245	28.1	**246**	**28.1**

Results appear in the order in which they were run. Bold underlined text indicates a median measurement.

Platform Notes

```
BIOS Configuration : Intel HT Technology = Disabled
BIOS Configuration : Data Reuse Optimization = Disabled
```

General Notes

```
OMP_NUM_THREADS set to number of cores
KMP_AFFINITY set to granularity=fine,scatter
Binaries were compiled on SLES 10 with Binutils 2.18.50.0.7.20080502
```

Base Compiler Invocation

C benchmarks:

```
icc  -m64
```

C++ benchmarks:

```
icpc -m64
```

Base Portability Flags

400.perlbench: `-DSPEC_CPU_LP64 -DSPEC_CPU_LINUX_X64`
401.bzip2: `-DSPEC_CPU_LP64`
403.gcc: `-DSPEC_CPU_LP64`

Continued on next page

Base Portability Flags (Continued)

429.mcf: -DSPEC_CPU_LP64
445.gobmk: -DSPEC_CPU_LP64
456.hmmer: -DSPEC_CPU_LP64
458.sjeng: -DSPEC_CPU_LP64
462.libquantum: -DSPEC_CPU_LP64 -DSPEC_CPU_LINUX
464.h264ref: -DSPEC_CPU_LP64
471.omnetpp: -DSPEC_CPU_LP64
473.astar: -DSPEC_CPU_LP64
483.xalancbmk: -DSPEC_CPU_LP64 -DSPEC_CPU_LINUX

Base Optimization Flags

C benchmarks:
-xSSE4.2 -ipo -O3 -no-prec-div -static -parallel -opt-prefetch

C++ benchmarks:
-xSSE4.2 -ipo -O3 -no-prec-div -opt-prefetch -Wl,-z,muldefs
-L/home/cmplr/usr3/alrahate/cpu2006.1.1.ic11.1/libic11.1-64bit -lsmartheap64

Base Other Flags

C benchmarks:

403.gcc: -Dalloca=_alloca

Peak Compiler Invocation

C benchmarks (except as noted below):
icc -m64

400.perlbench: icc -m32

429.mcf: icc -m32

445.gobmk: icc -m32

464.h264ref: icc -m32

C++ benchmarks (except as noted below):
icpc -m32

473.astar: icpc -m64

Peak Portability Flags

400.perlbench: -DSPEC_CPU_LINUX_IA32
401.bzip2: -DSPEC_CPU_LP64
403.gcc: -DSPEC_CPU_LP64
456.hmmer: -DSPEC_CPU_LP64
458.sjeng: -DSPEC_CPU_LP64
462.libquantum: -DSPEC_CPU_LP64 -DSPEC_CPU_LINUX
473.astar: -DSPEC_CPU_LP64
483.xalancbmk: -DSPEC_CPU_LINUX

Peak Optimization Flags

C benchmarks:

400.perlbench: -xSSE4.2(pass 2) -prof-gen(pass 1) -ipo(pass 2)
-O3(pass 2) -no-prec-div(pass 2) -static(pass 2)
-prof-use(pass 2) -ansi-alias -opt-prefetch

401.bzip2: -xSSE4.2(pass 2) -prof-gen(pass 1) -ipo(pass 2)
-O3(pass 2) -no-prec-div -static(pass 2) -prof-use(pass 2)
-auto-ilp32 -opt-prefetch -ansi-alias

403.gcc: -xSSE4.2 -ipo -O3 -no-prec-div -static -inline-calloc
-opt-malloc-options=3 -auto-ilp32

429.mcf: -xSSE4.2 -ipo -O3 -no-prec-div -static -opt-prefetch

445.gobmk: -xSSE4.2(pass 2) -prof-gen(pass 1) -prof-use(pass 2) -O2
-ipo -no-prec-div -ansi-alias

456.hmmer: -xSSE4.2 -ipo -O3 -no-prec-div -static -unroll2
-ansi-alias -auto-ilp32

458.sjeng: -xSSE4.2(pass 2) -prof-gen(pass 1) -ipo(pass 2)
-O3(pass 2) -no-prec-div(pass 2) -static(pass 2)
-prof-use(pass 2) -unroll4

462.libquantum: -xSSE4.2 -ipo -O3 -no-prec-div -static -parallel
-opt-prefetch -par-schedule-static=32768 -ansi-alias

464.h264ref: -xSSE4.2(pass 2) -prof-gen(pass 1) -ipo(pass 2)
-O3(pass 2) -no-prec-div(pass 2) -static(pass 2)
-prof-use(pass 2) -unroll2 -ansi-alias

C++ benchmarks:

471.omnetpp: -xSSE4.2(pass 2) -prof-gen(pass 1) -ipo(pass 2)
-O3(pass 2) -no-prec-div(pass 2) -prof-use(pass 2)
-ansi-alias -opt-ra-region-strategy=block -Wl,-z,muldefs
-L/home/cmplr/usr3/alrahate/cpu2006.1.1.ic11.1/libic11.1-32bit -lsmartheap

Continued on next page

Peak Optimization Flags (Continued)

473.astar: `-xSSE4.2`(pass 2) `-prof-gen`(pass 1) `-ipo`(pass 2)
`-O3`(pass 2) `-no-prec-div`(pass 2) `-prof-use`(pass 2)
`-ansi-alias -opt-ra-region-strategy=routine -Wl,-z,muldefs`
`-L/home/cmplr/usr3/alrahate/cpu2006.1.1.ic11.1/libic11.1-64bit -lsmartheap64`

483.xalancbmk: `-xSSE4.2 -ipo -O3 -no-prec-div -opt-prefetch`
`-Wl,-z,muldefs`
`-L/home/cmplr/usr3/alrahate/cpu2006.1.1.ic11.1/libic11.1-32bit -lsmartheap`

Peak Other Flags

C benchmarks:

403.gcc: `-Dalloca=_alloca`

The flags file that was used to format this result can be browsed at
`http://www.spec.org/cpu2006/flags/Intel-ic11.1-linux64-revG.20101123.html`

You can also download the XML flags source by saving the following link:
`http://www.spec.org/cpu2006/flags/Intel-ic11.1-linux64-revG.20101123.xml`

SPEC and SPECint are registered trademarks of the Standard Performance Evaluation Corporation. All other brand and product names appearing in this result are trademarks or registered trademarks of their respective holders.

For questions about this result, please contact the tester.
For other inquiries, please contact webmaster@spec.org.

Tested with SPEC CPU2006 v1.1.
Report generated on Wed Jul 23 14:26:10 2014 by SPEC CPU2006 PS/PDF formatter v6932.
Originally published on 23 November 2010.