



SPEC® CINT2006 Result

Copyright 2006-2014 Standard Performance Evaluation Corporation

Dell Inc.

SPECint®2006 = 42.0

PowerEdge T610 (Intel Xeon X5680, 3.33 GHz)

SPECint_base2006 = 39.0

CPU2006 license: 55


Test date: May-2010

Test sponsor: Dell Inc.

Hardware Availability: Mar-2010

Tested by: Dell Inc.

Software Availability: Dec-2009



Hardware

CPU Name: Intel Xeon X5680
 CPU Characteristics: Intel Turbo Boost Technology up to 3.60 GHz
 CPU MHz: 3333
 FPU: Integrated
 CPU(s) enabled: 12 cores, 2 chips, 6 cores/chip, 2 threads/core
 CPU(s) orderable: 1,2 chips
 Primary Cache: 32 KB I + 32 KB D on chip per core
 Secondary Cache: 256 KB I+D on chip per core
 L3 Cache: 12 MB I+D on chip per chip
 Other Cache: None
 Memory: 48 GB (12 x 4 GB DDR3-1333 DR RDIMM, CL9, ECC)
 Disk Subsystem: 1 x 146 GB 15000 RPM SAS
 Other Hardware: None

Software

Operating System: SUSE Linux Enterprise Server 11 (x86_64), Kernel 2.6.27.19-5-smp
 Compiler: Intel C++ Professional Compiler for IA32 and Intel 64, Version 11.1
 Build 20091130 Package ID: l_cproc_p_11.1.064
 Auto Parallel: Yes
 File System: ext3
 System State: Run level 3 (multi-user)
 Base Pointers: 64-bit
 Peak Pointers: 32/64-bit
 Other Software: Microquill SmartHeap V8.1



SPEC CINT2006 Result

Copyright 2006-2014 Standard Performance Evaluation Corporation

Dell Inc.

SPECint2006 = 42.0

PowerEdge T610 (Intel Xeon X5680, 3.33 GHz)

SPECint_base2006 = 39.0

CPU2006 license: 55
Test sponsor: Dell Inc.
Tested by: Dell Inc.

Test date: May-2010
Hardware Availability: Mar-2010
Software Availability: Dec-2009

Results Table

Benchmark	Base						Peak					
	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio
400.perlbench	353	27.7	352	27.7	353	27.7	303	32.3	302	32.3	303	32.3
401.bzip2	461	20.9	462	20.9	461	20.9	461	20.9	462	20.9	461	21.0
403.gcc	314	25.6	314	25.6	314	25.6	281	28.7	280	28.7	280	28.7
429.mcf	205	44.5	204	44.8	200	45.6	181	50.3	181	50.5	180	50.7
445.gobmk	402	26.1	403	26.0	402	26.1	369	28.4	370	28.4	370	28.3
456.hammer	184	50.8	184	50.7	184	50.8	179	52.2	179	52.3	179	52.2
458.sjeng	439	27.6	438	27.6	438	27.7	422	28.7	424	28.6	422	28.7
462.libquantum	31.4	659	32.0	647	30.8	672	32.2	643	32.4	639	32.4	639
464.h264ref	552	40.1	555	39.9	556	39.8	506	43.7	505	43.8	505	43.8
471.omnetpp	277	22.6	273	22.9	277	22.6	220	28.4	219	28.5	220	28.4
473.astar	320	21.9	322	21.8	321	21.9	309	22.7	309	22.7	310	22.7
483.xalancbmk	173	39.8	175	39.5	174	39.6	173	39.8	175	39.5	174	39.6

Results appear in the order in which they were run. Bold underlined text indicates a median measurement.

Operating System Notes

'ulimit -s unlimited' was used to set the stacksize to unlimited prior to run

Platform Notes

BIOS Settings:
Power Management = Maximum Performance (Default = Active Power Controller)
Data Reuse = Disabled (Default = Enabled)

General Notes

OMP_NUM_THREADS set to number of cores
KMP_AFFINITY set to granularity=fine,scatter
Binaries were compiled on SLES 10 with Binutils 2.18.50.0.7.20080502
The Dell PowerEdge T610 and
the Bull NovaScale T840 F2 models are electronically equivalent.
The results have been measured on a Dell PowerEdge T610 model.

Base Compiler Invocation

C benchmarks:
icc -m64

C++ benchmarks:
icpc -m64



SPEC CINT2006 Result

Copyright 2006-2014 Standard Performance Evaluation Corporation

Dell Inc.

SPECint2006 = 42.0

PowerEdge T610 (Intel Xeon X5680, 3.33 GHz)

SPECint_base2006 = 39.0

CPU2006 license: 55

Test date: May-2010

Test sponsor: Dell Inc.

Hardware Availability: Mar-2010

Tested by: Dell Inc.

Software Availability: Dec-2009

Base Portability Flags

```

400.perlbench: -DSPEC_CPU_LP64 -DSPEC_CPU_LINUX_X64
401.bzip2: -DSPEC_CPU_LP64
403.gcc: -DSPEC_CPU_LP64
429.mcf: -DSPEC_CPU_LP64
445.gobmk: -DSPEC_CPU_LP64
456.hmmer: -DSPEC_CPU_LP64
458.sjeng: -DSPEC_CPU_LP64
462.libquantum: -DSPEC_CPU_LP64 -DSPEC_CPU_LINUX
464.h264ref: -DSPEC_CPU_LP64
471.omnetpp: -DSPEC_CPU_LP64
473.astar: -DSPEC_CPU_LP64
483.xalancbmk: -DSPEC_CPU_LP64 -DSPEC_CPU_LINUX

```

Base Optimization Flags

C benchmarks:

-xSSE4.2 -ipo -O3 -no-prec-div -static -parallel -opt-prefetch

C++ benchmarks:

-xSSE4.2 -ipo -O3 -no-prec-div -opt-prefetch -Wl,-z,muldefs
-L/home/cmplr/usr3/alrahate/cpu2006.1.1.ic11.1/libic11.1-64bit -lsmartheap64

Base Other Flags

C benchmarks:

403.gcc: -Dalloca=_alloca

Peak Compiler Invocation

C benchmarks (except as noted below):

icc -m64

400.perlbench: icc -m32

429.mcf: icc -m32

445.gobmk: icc -m32

464.h264ref: icc -m32

C++ benchmarks (except as noted below):

icpc -m64

Continued on next page



SPEC CINT2006 Result

Copyright 2006-2014 Standard Performance Evaluation Corporation

Dell Inc.

SPECint2006 = 42.0

PowerEdge T610 (Intel Xeon X5680, 3.33 GHz)

SPECint_base2006 = 39.0

CPU2006 license: 55

Test date: May-2010

Test sponsor: Dell Inc.

Hardware Availability: Mar-2010

Tested by: Dell Inc.

Software Availability: Dec-2009

Peak Compiler Invocation (Continued)

471.omnetpp: icpc -m32

Peak Portability Flags

400.perlbench: -DSPEC_CPU_LINUX_IA32
 401.bzip2: -DSPEC_CPU_LP64
 403.gcc: -DSPEC_CPU_LP64
 456.hmmer: -DSPEC_CPU_LP64
 458.sjeng: -DSPEC_CPU_LP64
 462.libquantum: -DSPEC_CPU_LP64 -DSPEC_CPU_LINUX
 473.astar: -DSPEC_CPU_LP64
 483.xalancbmk: -DSPEC_CPU_LP64 -DSPEC_CPU_LINUX

Peak Optimization Flags

C benchmarks:

400.perlbench: -xSSE4.2(pass 2) -prof-gen(pass 1) -ipo(pass 2)
 -O3(pass 2) -no-prec-div(pass 2) -static(pass 2)
 -prof-use(pass 2) -ansi-alias -opt-prefetch

401.bzip2: -xSSE4.2(pass 2) -prof-gen(pass 1) -ipo(pass 2)
 -O3(pass 2) -no-prec-div -static(pass 2) -prof-use(pass 2)
 -auto-ilp32 -opt-prefetch -ansi-alias

403.gcc: -xSSE4.2 -ipo -O3 -no-prec-div -static -inline-alloc
 -opt-malloc-options=3 -auto-ilp32

429.mcf: -xSSE4.2 -ipo -O3 -no-prec-div -static -opt-prefetch

445.gobmk: -xSSE4.2(pass 2) -prof-gen(pass 1) -prof-use(pass 2) -O2
 -ipo -no-prec-div -ansi-alias

456.hmmer: -xSSE4.2 -ipo -O3 -no-prec-div -static -unroll2
 -ansi-alias -auto-ilp32

458.sjeng: -xSSE4.2(pass 2) -prof-gen(pass 1) -ipo(pass 2)
 -O3(pass 2) -no-prec-div(pass 2) -static(pass 2)
 -prof-use(pass 2) -unroll4

462.libquantum: -xSSE4.2 -ipo -O3 -no-prec-div -static -parallel
 -opt-prefetch -par-schedule-static=32768 -ansi-alias

464.h264ref: -xSSE4.2(pass 2) -prof-gen(pass 1) -ipo(pass 2)
 -O3(pass 2) -no-prec-div(pass 2) -static(pass 2)
 -prof-use(pass 2) -unroll2 -ansi-alias

Continued on next page



SPEC CINT2006 Result

Copyright 2006-2014 Standard Performance Evaluation Corporation

Dell Inc.

SPECint2006 = 42.0

PowerEdge T610 (Intel Xeon X5680, 3.33 GHz)

SPECint_base2006 = 39.0

CPU2006 license: 55

Test date: May-2010

Test sponsor: Dell Inc.

Hardware Availability: Mar-2010

Tested by: Dell Inc.

Software Availability: Dec-2009

Peak Optimization Flags (Continued)

C++ benchmarks:

471.omnetpp: -xSSE4.2(pass 2) -prof-gen(pass 1) -ipo(pass 2)
-O3(pass 2) -no-prec-div(pass 2) -prof-use(pass 2)
-ansi-alias -opt-ra-region-strategy=block -Wl,-z,muldefs
-L/home/cmplr/usr3/alrahate/cpu2006.1.1.ic11.1/libic11.1-32bit -lsmartheap

473.astar: -xSSE4.2(pass 2) -prof-gen(pass 1) -ipo(pass 2)
-O3(pass 2) -no-prec-div(pass 2) -prof-use(pass 2)
-ansi-alias -opt-ra-region-strategy=routine -Wl,-z,muldefs
-L/home/cmplr/usr3/alrahate/cpu2006.1.1.ic11.1/libic11.1-64bit -lsmartheap64

483.xalancbmk: basepeak = yes

Peak Other Flags

C benchmarks:

403.gcc: -Dalloca=_alloca

The flags file that was used to format this result can be browsed at

<http://www.spec.org/cpu2006/flags/Intel-ic11.1-linux64-revE.20100330.html>

You can also download the XML flags source by saving the following link:

<http://www.spec.org/cpu2006/flags/Intel-ic11.1-linux64-revE.20100330.xml>

SPEC and SPECint are registered trademarks of the Standard Performance Evaluation Corporation. All other brand and product names appearing in this result are trademarks or registered trademarks of their respective holders.

For questions about this result, please contact the tester.
For other inquiries, please contact webmaster@spec.org.

Tested with SPEC CPU2006 v1.1.
Report generated on Wed Jul 23 08:51:13 2014 by SPEC CPU2006 PS/PDF formatter v6932.
Originally published on 9 June 2010.