



# SPEC® CINT2006 Result

Copyright 2006-2014 Standard Performance Evaluation Corporation

**IBM Corporation**

**SPECint\_rate2006 = Not Run**

**IBM System x3800 (Intel Xeon 7120N)**

**SPECint\_rate\_base2006 = 50.7**

**CPU2006 license:** 11


**Test date:** Jan-2007

**Test sponsor:** IBM Corporation

**Hardware Availability:** Jan-2007

**Tested by:** IBM Corporation

**Software Availability:** Aug-2006



## Hardware

CPU Name: Intel Xeon 7120N  
 CPU Characteristics: 667 MHz bus  
 CPU MHz: 3000  
 FPU: Integrated  
 CPU(s) enabled: 8 cores, 4 chips, 2 cores/chip, 2 threads/core  
 CPU(s) orderable: 1,2,4 chips  
 Primary Cache: 12 K micro-ops I + 16 KB D on chip per core  
 Secondary Cache: 1 MB I+D on chip per core  
 L3 Cache: 4 MB I+D on chip per chip  
 Other Cache: None  
 Memory: 32 GB (16 x 2048 MB ECC PC2-3200)  
 Disk Subsystem: 73 GB SAS, 10k RPM  
 Other Hardware: None

## Software

Operating System: Microsoft Windows Server 2003 Enterprise x64 Edition + SP1 (64-bit)  
 Compiler: Intel C++ Compiler for IA32 version 9.1 Build no 20060816  
 Microsoft Visual Studio .Net 2003 (for libraries)  
 Auto Parallel: No  
 File System: NTFS  
 System State: Default  
 Base Pointers: 32-bit  
 Peak Pointers: Not Applicable  
 Other Software: Smart Heap Library, Version 8



# SPEC CINT2006 Result

Copyright 2006-2014 Standard Performance Evaluation Corporation

# IBM Corporation

SPECint\_rate2006 = Not Run

## IBM System x3800 (Intel Xeon 7120N)

SPECint\_rate\_base2006 = 50.7

---

CPU2006 license: 11

**Test date:** Jan-2007

**Test sponsor:** IBM Corporation

## **Hardware Availability:** Jan-2007

**Tested by:** IBM Corporation

### **Software Availability:** Aug-2006

## Results Table

Results appear in the order in which they were run. Bold underlined text indicates a median measurement.

## General Notes

## Bios Settings

Hardware Prefetch enabled

Memory Array set to High-Performance Memory Array

## Base Compiler Invocation

C benchmarks:

icl -Qvc7.1 -Qc99

## C++ benchmarks:

icl -Qvc7.1

## Base Portability Flags

403.gcc: -DSPEC\_CPU\_WIN32  
464.h264ref: -DSPEC\_CPU\_NO\_INNTYPES -DWIN32

## Base Optimization Flags

### C benchmarks:

-fast /F512000000 shlw32m.lib

-link /FORCE:MULTIPLE

Continued on next page



# SPEC CINT2006 Result

Copyright 2006-2014 Standard Performance Evaluation Corporation

IBM Corporation

**SPECint\_rate2006 = Not Run**

IBM System x3800 (Intel Xeon 7120N)

**SPECint\_rate\_base2006 = 50.7**

CPU2006 license: 11

**Test date:** Jan-2007

Test sponsor: IBM Corporation

**Hardware Availability:** Jan-2007

Tested by: IBM Corporation

**Software Availability:** Aug-2006

## Base Optimization Flags (Continued)

C++ benchmarks:

```
-fast -Qcxx_features /F512000000 shlw32m.lib  
-link /FORCE:MULTIPLE
```

## Base Other Flags

C benchmarks:

```
403.gcc: -Dalloca=_alloca
```

The flags file that was used to format this result can be browsed at

<http://www.spec.org/cpu2006/flags/Intel-ic91-flags.20090715.01.html>

You can also download the XML flags source by saving the following link:

<http://www.spec.org/cpu2006/flags/Intel-ic91-flags.20090715.01.xml>

SPEC and SPECint are registered trademarks of the Standard Performance Evaluation Corporation. All other brand and product names appearing in this result are trademarks or registered trademarks of their respective holders.

For questions about this result, please contact the tester.  
For other inquiries, please contact [webmaster@spec.org](mailto:webmaster@spec.org).

Tested with SPEC CPU2006 v1.0.

Report generated on Tue Jul 22 10:13:28 2014 by SPEC CPU2006 PS/PDF formatter v6932.

Originally published on 8 February 2007.