



SPEC CPU®2017 Integer Speed Result

Copyright 2017-2025 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS X210c M8 (Intel Xeon 6511P 2.30 GHz processor)

SPECspeed®2017_int_base = 14.0

SPECspeed®2017_int_peak = 14.3

CPU2017 License: 9019


Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: Sep-2025

Hardware Availability: Feb-2025

Software Availability: Jun-2024



Hardware

CPU Name: Intel Xeon 6511P
Max MHz: 4200
Nominal: 2300
Enabled: 16 cores, 1 chip, 2 threads/core
Orderable: 1 chips
Cache L1: 64 KB I + 48 KB D on chip per core
L2: 2 MB I+D on chip per core
L3: 72 MB I+D on chip per chip
Other: None
Memory: 512 GB (8 x 64 GB 2Rx4 PC5-6400B-R)
Storage: 1 x 960 GB SSD
Other: CPU Cooling: Air

Software

OS: SUSE Linux Enterprise Server 15 SP6
6.4.0-150600.21-default
Compiler: C/C++: Version 2024.1 of Intel oneAPI DPC++/C++ Compiler for Linux;
Fortran: Version 2024.1 of Intel Fortran Compiler for Linux;
Parallel: Yes
Firmware: Version 6.0.1a released Jul-2025
File System: btrfs
System State: Run level 3 (multi-user)
Base Pointers: 64-bit
Peak Pointers: 64-bit
Other: jemalloc memory allocator V5.0.1
Power Management: BIOS and OS set to prefer performance at the cost of additional power usage



SPEC CPU®2017 Integer Speed Result

Copyright 2017-2025 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS X210c M8 (Intel Xeon 6511P 2.30 GHz processor)

SPECspeed®2017_int_base = 14.0

SPECspeed®2017_int_peak = 14.3

CPU2017 License: 9019

Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: Sep-2025

Hardware Availability: Feb-2025

Software Availability: Jun-2024

Results Table

Benchmark	Base							Peak						
	Threads	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio	Threads	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio
600.perlbench_s	32	184	9.66	183	9.68	184	9.65	32	169	10.5	172	10.3	173	10.3
602.gcc_s	32	347	11.5	322	12.4	353	11.3	32	308	12.9	308	12.9	339	11.7
605.mcf_s	32	196	24.1	196	24.1	202	23.4	32	196	24.1	196	24.1	202	23.4
620.omnetpp_s	32	161	10.1	161	10.1	173	9.45	32	161	10.1	161	10.1	173	9.45
623.xalanchmk_s	32	101	14.0	102	13.9	102	13.9	32	101	14.0	102	13.9	102	13.9
625.x264_s	32	72.7	24.3	72.6	24.3	72.8	24.2	32	70.0	25.2	69.9	25.2	70.0	25.2
631.deepsjeng_s	32	194	7.38	194	7.38	194	7.38	32	194	7.38	194	7.38	194	7.38
641.leela_s	32	262	6.51	262	6.51	262	6.52	32	262	6.51	262	6.51	262	6.52
648.exchange2_s	32	103	28.5	102	28.7	103	28.7	32	103	28.5	102	28.7	103	28.7
657.xz_s	32	265	23.3	265	23.3	265	23.3	32	265	23.3	265	23.3	265	23.3

SPECspeed®2017_int_base = **14.0**

SPECspeed®2017_int_peak = **14.3**

Results appear in the order in which they were run. Bold underlined text indicates a median measurement.

Operating System Notes

Stack size set to unlimited using "ulimit -s unlimited"

Environment Variables Notes

Environment variables set by runcpu before the start of the run:

KMP_AFFINITY = "granularity=fine,compact"

LD_LIBRARY_PATH = "/home/cpu2017/lib/intel64:/home/cpu2017/je5.0.1-64"

MALLOC_CONF = "retain:true"

OMP_STACKSIZE = "192M"

General Notes

Binaries compiled on a system with 2x Intel Xeon Platinum 8280M CPU + 384GB RAM

memory using Redhat Enterprise Linux 8.0

Transparent Huge Pages enabled by default

Prior to runcpu invocation

Filesystem page cache synced and cleared with:

sync; echo 3> /proc/sys/vm/drop_caches

NA: The test sponsor attests, as of date of publication, that CVE-2017-5754 (Meltdown) is mitigated in the system as tested and documented.

Yes: The test sponsor attests, as of date of publication, that CVE-2017-5753 (Spectre variant 1) is mitigated in the system as tested and documented.

Yes: The test sponsor attests, as of date of publication, that CVE-2017-5715 (Spectre variant 2) is mitigated in the system as tested and documented.

jemalloc, a general purpose malloc implementation

built with the RedHat Enterprise 7.5, and the system compiler gcc 4.8.5

sources available from jemalloc.net or <https://github.com/jemalloc/jemalloc/releases>



SPEC CPU®2017 Integer Speed Result

Copyright 2017-2025 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS X210c M8 (Intel Xeon 6511P 2.30 GHz processor)

SPECspeed®2017_int_base = 14.0

SPECspeed®2017_int_peak = 14.3

CPU2017 License: 9019

Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: Sep-2025

Hardware Availability: Feb-2025

Software Availability: Jun-2024

Platform Notes

BIOS settings:

Sub NUMA clustering set to Disabled
Hardware prefetcher set to Enabled
Adjacent cache line prefetcher set to Disabled
XPT prefetch set to Auto
LLC prefetch set to Enabled
Enhanced CPU performance set to Auto

Sysinfo program /home/cpu2017/bin/sysinfo
Rev: r6732 of 2022-11-07 fe91c89b7ed5c36ae2c92cc097bec197
running on X210M8-SPEC Tue Oct 7 00:48:47 2025

SUT (System Under Test) info as seen by some common utilities.

Table of contents

1. uname -a
2. w
3. Username
4. ulimit -a
5. sysinfo process ancestry
6. /proc/cpuinfo
7. lscpu
8. numactl --hardware
9. /proc/meminfo
10. who -r
11. Systemd service manager version: systemd 254 (254.10+suse.84.ge8d77af424)
12. Failed units, from systemctl list-units --state=failed
13. Services, from systemctl list-unit-files
14. Linux kernel boot-time arguments, from /proc/cmdline
15. cpupower frequency-info
16. sysctl
17. /sys/kernel/mm/transparent_hugepage
18. /sys/kernel/mm/transparent_hugepage/khugepaged
19. OS release
20. Disk information
21. /sys/devices/virtual/dmi/id
22. dmidecode
23. BIOS

1. uname -a
Linux X210M8-SPEC 6.4.0-150600.21-default #1 SMP PREEMPT_DYNAMIC Thu May 16 11:09:22 UTC 2024 (36c1e09)
x86_64 x86_64 x86_64 GNU/Linux

2. w
00:48:47 up 1:14, 2 users, load average: 24.78, 29.28, 29.95
USER TTY FROM LOGIN@ IDLE JCPU PCPU WHAT
root tty1 - 23:35 1:13m 0.84s 0.06s -bash

3. Username
From environment variable \$USER: root

4. ulimit -a

(Continued on next page)



SPEC CPU®2017 Integer Speed Result

Copyright 2017-2025 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS X210c M8 (Intel Xeon 6511P 2.30 GHz processor)

SPECspeed®2017_int_base = 14.0

SPECspeed®2017_int_peak = 14.3

CPU2017 License: 9019

Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: Sep-2025

Hardware Availability: Feb-2025

Software Availability: Jun-2024

Platform Notes (Continued)

core file size	(blocks, -c) unlimited
data seg size	(kbytes, -d) unlimited
scheduling priority	(-e) 0
file size	(blocks, -f) unlimited
pending signals	(-i) 2058875
max locked memory	(kbytes, -l) 8192
max memory size	(kbytes, -m) unlimited
open files	(-n) 1024
pipe size	(512 bytes, -p) 8
POSIX message queues	(bytes, -q) 819200
real-time priority	(-r) 0
stack size	(kbytes, -s) unlimited
cpu time	(seconds, -t) unlimited
max user processes	(-u) 2058875
virtual memory	(kbytes, -v) unlimited
file locks	(-x) unlimited

5. sysinfo process ancestry

```
/usr/lib/systemd/systemd --switched-root --system --deserialize=42
login -- root
-bash
-bash
runcpu --define default-platform-flags -c ic2024.1-lin-sapphirerapids-speed-20240308.cfg --define cores=32
--tune all -o all --define drop_caches intspeed
runcpu --define default-platform-flags --configfile ic2024.1-lin-sapphirerapids-speed-20240308.cfg --define
cores=32 --tune all --output_format all --define drop_caches --nopower --runmode speed --tune base:peak
--size refspeed intspeed --nopreenv --note-preenv --logfile
$SPEC/tmp/CPU2017.100/templots/preenv.intspeed.100.0.log --lognum 100.0 --from_runcpu 2
specperl $SPEC/bin/sysinfo
$SPEC = /home/cpu2017
```

6. /proc/cpuinfo

```
model name      : Intel(R) Xeon(R) 6511P
vendor_id       : GenuineIntel
cpu family      : 6
model           : 173
stepping        : 1
microcode       : 0xa0000f2
bugs             : spectre_v1 spectre_v2 spec_store_bypass swappgs bhi
cpu cores       : 16
siblings        : 32
1 physical ids (chips)
32 processors (hardware threads)
physical id 0:  core ids 0-15
physical id 0:  apicids 0-31
```

Caution: /proc/cpuinfo data regarding chips, cores, and threads is not necessarily reliable, especially for virtualized systems. Use the above data carefully.

7. lscpu

From lscpu from util-linux 2.39.3:

Architecture:	x86_64
CPU op-mode(s):	32-bit, 64-bit
Address sizes:	46 bits physical, 57 bits virtual
Byte Order:	Little Endian
CPU(s):	32
On-line CPU(s) list:	0-31

(Continued on next page)



SPEC CPU®2017 Integer Speed Result

Copyright 2017-2025 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS X210c M8 (Intel Xeon 6511P 2.30 GHz processor)

SPECspeed®2017_int_base = 14.0

SPECspeed®2017_int_peak = 14.3

CPU2017 License: 9019

Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: Sep-2025

Hardware Availability: Feb-2025

Software Availability: Jun-2024

Platform Notes (Continued)

Vendor ID: GenuineIntel
BIOS Vendor ID: Intel(R) Corporation
Model name: Intel(R) Xeon(R) 6511P
BIOS Model name: Intel(R) Xeon(R) 6511P CPU @ 2.3GHz
BIOS CPU family: 179
CPU family: 6
Model: 173
Thread(s) per core: 2
Core(s) per socket: 16
Socket(s): 1
Stepping: 1
CPU(s) scaling MHz: 51%
CPU max MHz: 4200.0000
CPU min MHz: 800.0000
BogoMIPS: 4600.00
Flags: fpu vme de pse tsc msr pae mce cx8 apic sep mtrr pge mca cmov pat pse36 clflush dts acpi mmx fxsr sse sse2 ss ht tm pbe syscall nx pdpe1gb rdtscp lm constant_tsc art arch_perfmon pebs bts rep_good nopl xtopology nonstop_tsc cpuid aperfmperf tsc_known_freq pni pclmulqdq dtes64 monitor ds_cpl smx est tm2 ssse3 sdbg fma cx16 xtpr pdcm pcid dca sse4_1 sse4_2 x2apic movbe popcnt tsc_deadline_timer aes xsave avx f16c rdrand lahf_lm abm 3dnowprefetch cpuid_fault epb cat_l3 cat_l2 cdp_l3 intel_ppin cdp_l2 ssbd mba ibrs ibpb stibp ibrs_enhanced fsgsbase tsc_adjust bmi1 hle avx2 smep bmi2 erms invpcid rtm cqm rdt_a avx512f avx512dq rdseed adx smap avx512ifma clflushopt clwb intel_pt avx512cd sha_ni avx512bw avx512vl xsaveopt xsavec xgetbv1 xsaves cqm_llc cqm_occup_llc cqm_mbm_total cqm_mbm_local split_lock_detect user_shstk avx_vnni avx512_bf16 wbnoinvd dtherm ida arat pln pts hwp hwp_act_window hwp_epp hwp_pkg_req hfi avx512vbmi umip pku ospke waitpkg avx512_vbmi2 gfni vaes vpclmulqdq avx512_vnni avx512_bitalg tme avx512_vpopcntdq la57 rdpid bus_lock_detect cldemote movdiri movdir64b enqcmd fsrm md_clear serialize tsxldtrk pconfig arch_lbr ibt amx_bf16 avx512_fp16 amx_tile amx_int8 flush_l1d arch_capabilities
L1d cache: 768 KiB (16 instances)
L1i cache: 1 MiB (16 instances)
L2 cache: 32 MiB (16 instances)
L3 cache: 72 MiB (1 instance)
NUMA node(s): 1
NUMA node0 CPU(s): 0-31
Vulnerability Gather data sampling: Not affected
Vulnerability Itlb multihit: Not affected
Vulnerability L1tf: Not affected
Vulnerability Mds: Not affected
Vulnerability Meltdown: Not affected
Vulnerability Mmio stale data: Not affected
Vulnerability Reg file data sampling: Not affected
Vulnerability Retbleed: Not affected
Vulnerability Spec rstack overflow: Not affected
Vulnerability Spec store bypass: Mitigation; Speculative Store Bypass disabled via prctl
Vulnerability Spectre v1: Mitigation; Usercopy/swapgs barriers and __user pointer sanitization
Vulnerability Spectre v2: Mitigation; Enhanced / Automatic IBRS; IBPB conditional; RSB filling; PBRSE-eIBRS Not affected; BHI BHI_DIS_S
Vulnerability Srbds: Not affected
Vulnerability Tsx async abort: Not affected

From lscpu --cache:

NAME	ONE-SIZE	ALL-SIZE	WAYS	TYPE	LEVEL	SETS	PHY-LINE	COHERENCY-SIZE
L1d	48K	768K	12	Data	1	64	1	64
L1i	64K	1M	16	Instruction	1	64	1	64

(Continued on next page)



SPEC CPU®2017 Integer Speed Result

Copyright 2017-2025 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS X210c M8 (Intel Xeon 6511P 2.30 GHz processor)

SPECspeed®2017_int_base = 14.0

SPECspeed®2017_int_peak = 14.3

CPU2017 License: 9019

Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: Sep-2025

Hardware Availability: Feb-2025

Software Availability: Jun-2024

Platform Notes (Continued)

L2	2M	32M	16 Unified	2	2048	1	64
L3	72M	72M	16 Unified	3	73728	1	64

8. numactl --hardware

NOTE: a numactl 'node' might or might not correspond to a physical chip.

available: 1 nodes (0)

node 0 cpus: 0-31

node 0 size: 514745 MB

node 0 free: 512276 MB

node distances:

node 0

0: 10

9. /proc/meminfo

MemTotal: 527099132 kB

10. who -r

run-level 3 Oct 6 23:34

11. Systemd service manager version: systemd 254 (254.10+suse.84.ge8d77af424)

Default Target	Status
multi-user	degraded

12. Failed units, from systemctl list-units --state=failed

UNIT	LOAD	ACTIVE	SUB	DESCRIPTION
* postfix.service	loaded	failed	failed	Postfix Mail Transport Agent

13. Services, from systemctl list-unit-files

STATE	UNIT FILES
enabled	YaST2-Firstboot YaST2-Second-Stage apparmor auditd cron display-manager getty@ irqbalance issue-generator kbdsettings kdump kdump-early kdump-notify klog lvm2-monitor nscd nvme-fc-boot-connections nvme-fc-autoconnect postfix purge-kernels rollback rsyslog smartd sshd systemd-pstore wicked wickedd-auto4 wickedd-dhcp4 wickedd-dhcp6 wickedd-nanny systemd-remount-fs
enabled-runtime	
disabled	autofs autoyast-initscripts blk-availability boot-sysctl ca-certificates chrony-wait chronyd console-getty cups cups-browsed debug-shell ebttables exchange-bmc-os-info firewallld fsidd gpm grub2-once haveged ipmi ipmievd issue-add-ssh-keys kexec-load lunmask man-db-create multipathd nfs nfs-blkmap rpcbind rpmconfigcheck rsyncd serial-getty@ smartd_generate_opts snmpd snmptrapd systemd-boot-check-no-failures systemd-confext systemd-network-generator systemd-sysexit systemd-time-wait-sync systemd-timesyncd vncserver@
indirect	systemd-userdbd wickedd

14. Linux kernel boot-time arguments, from /proc/cmdline

BOOT_IMAGE=/boot/vmlinuz-6.4.0-150600.21-default

root=UUID=601b83fb-dbbc-483c-b5e6-60a9c5104a01

splash=silent

mitigations=auto

quiet

security=apparmor

crashkernel=363M,high

crashkernel=72M,low

(Continued on next page)



SPEC CPU®2017 Integer Speed Result

Copyright 2017-2025 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS X210c M8 (Intel Xeon 6511P 2.30 GHz processor)

SPECspeed®2017_int_base = 14.0

SPECspeed®2017_int_peak = 14.3

CPU2017 License: 9019

Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: Sep-2025

Hardware Availability: Feb-2025

Software Availability: Jun-2024

Platform Notes (Continued)

15. cpupower frequency-info

analyzing CPU 3:

current policy: frequency should be within 800 MHz and 4.20 GHz.
The governor "performance" may decide which speed to use within this range.

boost state support:

Supported: yes

Active: yes

16. sysctl

kernel.numa_balancing	0
kernel.randomize_va_space	1
vm.compaction_proactiveness	20
vm.dirty_background_bytes	0
vm.dirty_background_ratio	10
vm.dirty_bytes	0
vm.dirty_expire_centisecs	3000
vm.dirty_ratio	8
vm.dirty_writeback_centisecs	500
vm.dirtytime_expire_seconds	43200
vm.extfrag_threshold	500
vm.min_unmapped_ratio	1
vm.nr_hugepages	0
vm.nr_hugepages_mempolicy	0
vm.nr_overcommit_hugepages	0
vm.swappiness	1
vm.watermark_boost_factor	15000
vm.watermark_scale_factor	10
vm.zone_reclaim_mode	1

17. /sys/kernel/mm/transparent_hugepage

defrag	[always]	defer	defer+madvise	madvise	never
enabled	[always]	madvise	never		
hpage_pmd_size	2097152				
shmem_enabled	always	within_size	advise	[never]	deny force

18. /sys/kernel/mm/transparent_hugepage/khugepaged

alloc_sleep_millisecs	60000
defrag	1
max_ptes_none	511
max_ptes_shared	256
max_ptes_swap	64
pages_to_scan	4096
scan_sleep_millisecs	10000

19. OS release

From /etc/*-release /etc/*-version
os-release SUSE Linux Enterprise Server 15 SP6

20. Disk information

SPEC is set to: /home/cpu2017

Filesystem	Type	Size	Used	Avail	Use%	Mounted on
/dev/nvme0n1p2	btrfs	371G	20G	347G	6%	/home

(Continued on next page)



SPEC CPU®2017 Integer Speed Result

Copyright 2017-2025 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS X210c M8 (Intel Xeon 6511P 2.30 GHz processor)

SPECspeed®2017_int_base = 14.0

SPECspeed®2017_int_peak = 14.3

CPU2017 License: 9019

Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: Sep-2025

Hardware Availability: Feb-2025

Software Availability: Jun-2024

Platform Notes (Continued)

21. /sys/devices/virtual/dmi/id
Vendor: Cisco Systems Inc
Product: UCSX-210C-M8
Serial: FCH2842725Z

22. dmidecode
Additional information from dmidecode 3.4 follows. WARNING: Use caution when you interpret this section. The 'dmidecode' program reads system data which is "intended to allow hardware to be accurately determined", but the intent may not be met, as there are frequent changes to hardware, firmware, and the "DMTF SMBIOS" standard.
Memory:
7x 0xCE00 M321R8GA0PB2-CCPKC 64 GB 2 rank 6400
1x 0xCE00 M321R8GA0PB2-CCPPC 64 GB 2 rank 6400

23. BIOS
(This section combines info from /sys/devices and dmidecode.)
BIOS Vendor: Cisco Systems, Inc.
BIOS Version: X210M8.6.0.1a.3.0718251042
BIOS Date: 07/18/2025
BIOS Revision: 5.35

Compiler Version Notes

C | 600.perlbench_s(base, peak) 602.gcc_s(base, peak) 605.mcf_s(base, peak) 625.x264_s(base, peak)
| 657.xz_s(base, peak)

Intel(R) oneAPI DPC++/C++ Compiler for applications running on Intel(R) 64, Version 2024.1.0 Build 20240308
Copyright (C) 1985-2024 Intel Corporation. All rights reserved.

C++ | 620.omnetpp_s(base, peak) 623.xalancbmk_s(base, peak) 631.deepsjeng_s(base, peak)
| 641.leela_s(base, peak)

Intel(R) oneAPI DPC++/C++ Compiler for applications running on Intel(R) 64, Version 2024.1.0 Build 20240308
Copyright (C) 1985-2024 Intel Corporation. All rights reserved.

Fortran | 648.exchange2_s(base, peak)

Intel(R) Fortran Compiler for applications running on Intel(R) 64, Version 2024.1.0 Build 20240308
Copyright (C) 1985-2024 Intel Corporation. All rights reserved.

Base Compiler Invocation

C benchmarks:
icx

(Continued on next page)



SPEC CPU®2017 Integer Speed Result

Copyright 2017-2025 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS X210c M8 (Intel Xeon 6511P 2.30 GHz processor)

SPECspeed®2017_int_base = 14.0

SPECspeed®2017_int_peak = 14.3

CPU2017 License: 9019

Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: Sep-2025

Hardware Availability: Feb-2025

Software Availability: Jun-2024

Base Compiler Invocation (Continued)

C++ benchmarks:

icpx

Fortran benchmarks:

ifx

Base Portability Flags

600.perlbench_s: -DSPEC_LP64 -DSPEC_LINUX_X64
602.gcc_s: -DSPEC_LP64
605.mcf_s: -DSPEC_LP64
620.omnetpp_s: -DSPEC_LP64
623.xalancbmk_s: -DSPEC_LP64 -DSPEC_LINUX
625.x264_s: -DSPEC_LP64
631.deepsjeng_s: -DSPEC_LP64
641.leela_s: -DSPEC_LP64
648.exchange2_s: -DSPEC_LP64
657.xz_s: -DSPEC_LP64

Base Optimization Flags

C benchmarks:

-w -std=c11 -m64 -Wl,-z,muldefs -xsapphirerapids -O3 -ffast-math
-flto -mfpmath=sse -funroll-loops -qopt-mem-layout-trans=4 -fiopenmp
-DSPEC_OPENMP -L/usr/local/jemalloc64-5.0.1/lib -ljemalloc

C++ benchmarks:

-w -std=c++14 -m64 -Wl,-z,muldefs -xsapphirerapids -O3 -ffast-math
-flto -mfpmath=sse -funroll-loops -qopt-mem-layout-trans=4
-L/usr/local/jemalloc64-5.0.1/lib -ljemalloc

Fortran benchmarks:

-w -m64 -Wl,-z,muldefs -xsapphirerapids -O3 -ffast-math -flto
-mfpmath=sse -funroll-loops -qopt-mem-layout-trans=4
-nostandard-realloc-lhs -align array32byte
-L/usr/local/jemalloc64-5.0.1/lib -ljemalloc



SPEC CPU®2017 Integer Speed Result

Copyright 2017-2025 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS X210c M8 (Intel Xeon 6511P 2.30 GHz processor)

SPECspeed®2017_int_base = 14.0

SPECspeed®2017_int_peak = 14.3

CPU2017 License: 9019

Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: Sep-2025

Hardware Availability: Feb-2025

Software Availability: Jun-2024

Peak Compiler Invocation

C benchmarks:

icx

C++ benchmarks:

icpx

Fortran benchmarks:

ifx

Peak Portability Flags

Same as Base Portability Flags

Peak Optimization Flags

C benchmarks:

```
600.perlbench_s: -w -m64 -std=c11 -Wl, -z,muldefs
-fprofile-generate(pass 1)
-fprofile-use=default.profdata(pass 2) -xCORE-AVX2(pass 1)
-flto -Ofast(pass 1) -xCORE-AVX512 -O3 -ffast-math
-mfpmath=sse -funroll-loops -qopt-mem-layout-trans=4
-fiopenmp -DSPEC_OPENMP -fno-strict-overflow
-L/usr/local/jemalloc64-5.0.1/lib -ljemalloc
```

```
602.gcc_s: -w -m64 -std=c11 -Wl, -z,muldefs
-fprofile-generate(pass 1)
-fprofile-use=default.profdata(pass 2) -xCORE-AVX2(pass 1)
-flto -Ofast(pass 1) -xCORE-AVX512 -O3 -ffast-math
-mfpmath=sse -funroll-loops -qopt-mem-layout-trans=4
-fiopenmp -DSPEC_OPENMP -L/usr/local/jemalloc64-5.0.1/lib
-ljemalloc
```

605.mcf_s: basepeak = yes

```
625.x264_s: -w -std=c11 -m64 -Wl, -z,muldefs -xsapphirerapids -O3
-ffast-math -flto -mfpmath=sse -funroll-loops
-qopt-mem-layout-trans=4 -fiopenmp -DSPEC_OPENMP
-fno-alias -L/usr/local/jemalloc64-5.0.1/lib -ljemalloc
```

657.xz_s: basepeak = yes

(Continued on next page)



SPEC CPU®2017 Integer Speed Result

Copyright 2017-2025 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS X210c M8 (Intel Xeon 6511P 2.30 GHz processor)

SPECspeed®2017_int_base = 14.0

SPECspeed®2017_int_peak = 14.3

CPU2017 License: 9019

Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: Sep-2025

Hardware Availability: Feb-2025

Software Availability: Jun-2024

Peak Optimization Flags (Continued)

C++ benchmarks:

620.omnetpp_s: basepeak = yes

623.xalancbmk_s: basepeak = yes

631.deepsjeng_s: basepeak = yes

641.leela_s: basepeak = yes

Fortran benchmarks:

648.exchange2_s: basepeak = yes

The flags files that were used to format this result can be browsed at

<http://www.spec.org/cpu2017/flags/Intel-ic2024-official-linux64.2025-06-17.html>

<http://www.spec.org/cpu2017/flags/Cisco-Platform-Settings-V2.0-GNR-revM.html>

You can also download the XML flags sources by saving the following links:

<http://www.spec.org/cpu2017/flags/Intel-ic2024-official-linux64.2025-06-17.xml>

<http://www.spec.org/cpu2017/flags/Cisco-Platform-Settings-V2.0-GNR-revM.xml>

SPEC CPU and SPECspeed are registered trademarks of the Standard Performance Evaluation Corporation. All other brand and product names appearing in this result are trademarks or registered trademarks of their respective holders.

For questions about this result, please contact the tester. For other inquiries, please contact info@spec.org.

Tested with SPEC CPU®2017 v1.1.9 on 2025-10-07 00:48:46-0400.

Report generated on 2025-11-05 12:10:36 by CPU2017 PDF formatter v6716.

Originally published on 2025-11-04.