



SPEC CPU®2017 Floating Point Speed Result

Copyright 2017-2022 Standard Performance Evaluation Corporation

Tyrone Systems

(Test Sponsor: Netweb Pte Ltd)

Tyrone Camarero IDI100C2R-28
(2.80 GHz, Intel Xeon Silver 4309Y)

SPECspeed®2017_fp_base = 98.5

SPECspeed®2017_fp_peak = 102

CPU2017 License: 006042


Test Sponsor: Netweb Pte Ltd

Tested by: Tyrone Systems

Test Date: Aug-2022

Hardware Availability: Apr-2021

Software Availability: Nov-2021



Hardware

CPU Name: Intel Xeon Silver 4309Y
 Max MHz: 3600
 Nominal: 2800
 Enabled: 16 cores, 2 chips, 2 threads/core
 Orderable: 1,2 Chips
 Cache L1: 32 KB I + 48 KB D on chip per core
 L2: 1.25 MB I+D on chip per core
 L3: 12 MB I+D on chip per chip
 Other: None
 Memory: 512 GB (16 x 32 GB 2Rx4 PC4-3200AA-R, running at 2666)
 Storage: 1 x 250 GB SATA SSD
 Other: None

Software

OS: Red Hat Enterprise Linux release 8.5 (Ootpa)
 Kernel 4.18.0-348.el8.x86_64
 Compiler: C/C++: Version 2021.1 of Intel oneAPI DPC++/C++ Compiler Build 20201113 for Linux;
 Fortran: Version 2021.1 of Intel Fortran Compiler Classic Build 20201112 for Linux;
 C/C++: Version 2021.1 of Intel C/C++ Compiler Classic Build 20201112 for Linux;
 Parallel: Yes
 Firmware: Version SE5C620.86B.01.01.0004.2110190142 released Oct-2021
 File System: xfs
 System State: Run level 3 (multi-user)
 Base Pointers: 64-bit
 Peak Pointers: 64-bit
 Other: jemalloc memory allocator V5.0.1
 Power Management: BIOS set to prefer performance at the cost of additional power usage.



SPEC CPU®2017 Floating Point Speed Result

Copyright 2017-2022 Standard Performance Evaluation Corporation

Tyrone Systems

(Test Sponsor: Netweb Pte Ltd)

Tyrone Camarero IDI100C2R-28
(2.80 GHz, Intel Xeon Silver 4309Y)

SPECSpeed®2017_fp_base = 98.5

SPECSpeed®2017_fp_peak = 102

CPU2017 License: 006042

Test Sponsor: Netweb Pte Ltd

Tested by: Tyrone Systems

Test Date: Aug-2022

Hardware Availability: Apr-2021

Software Availability: Nov-2021

Results Table

Benchmark	Base							Peak						
	Threads	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio	Threads	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio
603.bwaves_s	16	159	371	159	370	159	372	16	159	370	160	368	159	370
607.cactuBSSN_s	16	139	120	134	124	141	118	16	139	120	134	124	141	118
619.lbm_s	16	71.3	73.5	71.3	73.4	71.3	73.4	16	71.3	73.5	71.3	73.4	71.3	73.4
621.wrf_s	16	133	99.2	128	103	133	99.3	16	125	106	122	108	125	106
627.cam4_s	16	152	58.3	152	58.4	151	58.5	16	152	58.3	152	58.4	151	58.5
628.pop2_s	16	178	66.6	176	67.3	178	66.6	16	178	66.6	176	67.3	178	66.6
638.imagick_s	16	216	66.9	215	67.0	219	66.0	16	216	66.9	215	67.0	219	66.0
644.nab_s	16	127	138	127	138	126	138	32	98.3	178	98.1	178	98.5	177
649.fotonik3d_s	16	116	78.7	118	77.1	115	79.6	16	116	78.7	115	79.3	116	78.3
654.roms_s	16	168	93.6	168	93.5	166	95.0	16	168	93.6	168	93.5	166	95.0

SPECSpeed®2017_fp_base = **98.5**

SPECSpeed®2017_fp_peak = **102**

Results appear in the order in which they were run. Bold underlined text indicates a median measurement.

Operating System Notes

Stack size set to unlimited using "ulimit -s unlimited"

Environment Variables Notes

Environment variables set by runcpu before the start of the run:

```
KMP_AFFINITY = "granularity=fine,compact,1,0"
LD_LIBRARY_PATH = "/home/cpu2017/lib/intel64:/home/cpu2017/je5.0.1-64"
MALLOCONF = "retain:true"
OMP_STACKSIZE = "192M"
```

General Notes

Binaries compiled on a system with 1x Intel Core i9-7980XE CPU + 64GB RAM
memory using Redhat Enterprise Linux 8.0
Transparent Huge Pages enabled by default
Prior to runcpu invocation
Filesystem page cache synced and cleared with:

```
sync; echo 3> /proc/sys/vm/drop_caches
```

Yes: The test sponsor attests, as of date of publication, that CVE-2017-5715 (Spectre variant 2) is mitigated in the system as tested and documented.

Yes: The test sponsor attests, as of date of publication, that CVE-2017-5753 (Spectre variant 1) is mitigated in the system as tested and documented.

NA: The test sponsor attests, as of date of publication, that CVE-2017-5754 (Meltdown) is mitigated in the system as tested and documented.

jemalloc, a general purpose malloc implementation

(Continued on next page)



SPEC CPU®2017 Floating Point Speed Result

Copyright 2017-2022 Standard Performance Evaluation Corporation

Tyrone Systems
(Test Sponsor: Netweb Pte Ltd)
Tyrone Camarero IDI100C2R-28
(2.80 GHz, Intel Xeon Silver 4309Y)

SPECspeed®2017_fp_base = 98.5
SPECspeed®2017_fp_peak = 102

CPU2017 License: 006042
Test Sponsor: Netweb Pte Ltd
Tested by: Tyrone Systems

Test Date: Aug-2022
Hardware Availability: Apr-2021
Software Availability: Nov-2021

General Notes (Continued)

built with the RedHat Enterprise 7.5, and the system compiler gcc 4.8.5
sources available from jemalloc.net or <https://github.com/jemalloc/jemalloc/releases>

Platform Notes

BIOS Settings:

Power Technology = Custom
ENERGY_PERF_BIAS_CFG mode = Extreme Performance
KTI Prefetch= Enable
LLC Dead Line Alloc = Disable
Hyper-Threading = Enabled

Sysinfo program /home/cpu2017/bin/sysinfo
Rev: r6622 of 2021-04-07 982a61ec0915b55891ef0e16acafc64d
running on spec Thu Aug 11 04:54:52 2022

SUT (System Under Test) info as seen by some common utilities.
For more information on this section, see
<https://www.spec.org/cpu2017/Docs/config.html#sysinfo>

From /proc/cpuinfo

```
model name : Intel(R) Xeon(R) Silver 4309Y CPU @ 2.80GHz
 2 "physical id"s (chips)
 32 "processors"
cores, siblings (Caution: counting these is hw and system dependent. The following
excerpts from /proc/cpuinfo might not be reliable. Use with caution.)
  cpu cores : 8
  siblings  : 16
 physical 0: cores 0 1 2 3 4 5 6 7
 physical 1: cores 0 1 2 3 4 5 6 7
```

From lscpu from util-linux 2.32.1:

```
Architecture:          x86_64
CPU op-mode(s):        32-bit, 64-bit
Byte Order:            Little Endian
CPU(s):                32
On-line CPU(s) list:  0-31
Thread(s) per core:    2
Core(s) per socket:    8
Socket(s):              2
NUMA node(s):          2
Vendor ID:             GenuineIntel
BIOS Vendor ID:        Intel(R) Corporation
CPU family:             6
Model:                 106
Model name:            Intel(R) Xeon(R) Silver 4309Y CPU @ 2.80GHz
```

(Continued on next page)



SPEC CPU®2017 Floating Point Speed Result

Copyright 2017-2022 Standard Performance Evaluation Corporation

Tyrone Systems

(Test Sponsor: Netweb Pte Ltd)

Tyrone Camarero IDI100C2R-28

(2.80 GHz, Intel Xeon Silver 4309Y)

SPECspeed®2017_fp_base = 98.5

SPECspeed®2017_fp_peak = 102

CPU2017 License: 006042

Test Sponsor: Netweb Pte Ltd

Tested by: Tyrone Systems

Test Date: Aug-2022

Hardware Availability: Apr-2021

Software Availability: Nov-2021

Platform Notes (Continued)

```

BIOS Model name: Intel(R) Xeon(R) Silver 4309Y CPU @ 2.80GHz
Stepping: 6
CPU MHz: 2800.000
CPU max MHz: 3600.0000
CPU min MHz: 800.0000
BogoMIPS: 5600.00
Virtualization: VT-x
L1d cache: 48K
L1i cache: 32K
L2 cache: 1280K
L3 cache: 12288K
NUMA node0 CPU(s): 0-7,16-23
NUMA node1 CPU(s): 8-15,24-31
Flags: fpu vme de pse tsc msr pae mce cx8 apic sep mtrr pge mca cmov
pat pse36 clflush dts acpi mmx fxsr sse sse2 ss ht tm pbe syscall nx pdpe1gb rdtscp
lm constant_tsc art arch_perfmon pebs bts rep_good nopl xtopology nonstop_tsc cpuid
aperfmpperf pni pclmulqdq dtes64 monitor ds_cpl vmx smx est tm2 ssse3 sdbg fma cx16
xtpr pdcm pcid dca sse4_1 sse4_2 x2apic movbe popcnt tsc_deadline_timer aes xsave
avx f16c rdrand lahf_lm abm 3dnowprefetch cpuid_fault epb cat_l3 invpcid_single ssbd
mba ibrs ibpb stibp ibrs_enhanced fsgsbase tsc_adjust sgx bmi1 hle avx2 smep bmi2
erms invpcid cqm rdt_a avx512f avx512dq rdseed adx smap avx512ifma clflushopt clwb
intel_pt avx512cd sha_ni avx512bw avx512vl xsaveopt xsavec xgetbv1 xsaves cqm_llc
cqm_occup_llc cqm_mbm_total cqm_mbm_local split_lock_detect wbnoinvd dtherm ida arat
pln pts hwp hwp_act_window hwp_epp hwp_pkg_req avx512vbmi umip pku ospke
avx512_vbmi2 gfni vaes vpclmulqdq avx512_vnni avx512_bitalg tme avx512_vpopcntdq
la57 rdpid sgx_lc fsrm md_clear pconfig flush_l1d arch_capabilities

```

```

/proc/cpuinfo cache data
cache size : 12288 KB

```

From numactl --hardware

WARNING: a numactl 'node' might or might not correspond to a physical chip.

```

available: 2 nodes (0-1)
node 0 cpus: 0 1 2 3 4 5 6 7 16 17 18 19 20 21 22 23
node 0 size: 257668 MB
node 0 free: 238464 MB
node 1 cpus: 8 9 10 11 12 13 14 15 24 25 26 27 28 29 30 31
node 1 size: 258004 MB
node 1 free: 240385 MB
node distances:
node  0  1
  0:  10  20
  1:  20  10

```

From /proc/meminfo

```

MemTotal: 528049032 kB
HugePages_Total: 0

```

(Continued on next page)



SPEC CPU®2017 Floating Point Speed Result

Copyright 2017-2022 Standard Performance Evaluation Corporation

Tyrone Systems
(Test Sponsor: Netweb Pte Ltd)
Tyrone Camarero IDI100C2R-28
(2.80 GHz, Intel Xeon Silver 4309Y)

SPECSpeed®2017_fp_base = 98.5
SPECSpeed®2017_fp_peak = 102

CPU2017 License: 006042
Test Sponsor: Netweb Pte Ltd
Tested by: Tyrone Systems

Test Date: Aug-2022
Hardware Availability: Apr-2021
Software Availability: Nov-2021

Platform Notes (Continued)

Hugepagesize: 2048 kB

/sbin/tuned-adm active
Current active profile: throughput-performance

/sys/devices/system/cpu/cpu*/cpufreq/scaling_governor has performance

From /etc/*release* /etc/*version*

```
os-release:
  NAME="Red Hat Enterprise Linux"
  VERSION="8.5 (Ootpa)"
  ID="rhel"
  ID_LIKE="fedora"
  VERSION_ID="8.5"
  PLATFORM_ID="platform:el8"
  PRETTY_NAME="Red Hat Enterprise Linux 8.5 (Ootpa)"
  ANSI_COLOR="0;31"
```

```
redhat-release: Red Hat Enterprise Linux release 8.5 (Ootpa)
system-release: Red Hat Enterprise Linux release 8.5 (Ootpa)
system-release-cpe: cpe:/o:redhat:enterprise_linux:8::baseos
```

```
uname -a:
Linux spec 4.18.0-348.el8.x86_64 #1 SMP Mon Oct 4 12:17:22 EDT 2021 x86_64 x86_64
x86_64 GNU/Linux
```

Kernel self-reported vulnerability status:

CVE-2018-12207 (iTLB Multihit):	Not affected
CVE-2018-3620 (L1 Terminal Fault):	Not affected
Microarchitectural Data Sampling:	Not affected
CVE-2017-5754 (Meltdown):	Not affected
CVE-2018-3639 (Speculative Store Bypass):	Mitigation: Speculative Store Bypass disabled via prctl and seccomp
CVE-2017-5753 (Spectre variant 1):	Mitigation: usercopy/swapgs barriers and __user pointer sanitization
CVE-2017-5715 (Spectre variant 2):	Mitigation: Enhanced IBRS, IBPB: conditional, RSB filling
CVE-2020-0543 (Special Register Buffer Data Sampling):	Not affected
CVE-2019-11135 (TSX Asynchronous Abort):	Not affected

run-level 3 Aug 10 01:26

SPEC is set to: /home/cpu2017

Filesystem	Type	Size	Used	Avail	Use%	Mounted on
------------	------	------	------	-------	------	------------

(Continued on next page)



SPEC CPU®2017 Floating Point Speed Result

Copyright 2017-2022 Standard Performance Evaluation Corporation

Tyrone Systems
(Test Sponsor: Netweb Pte Ltd)
Tyrone Camarero IDI100C2R-28
(2.80 GHz, Intel Xeon Silver 4309Y)

SPECSpeed®2017_fp_base = 98.5
SPECSpeed®2017_fp_peak = 102

CPU2017 License: 006042
Test Sponsor: Netweb Pte Ltd
Tested by: Tyrone Systems

Test Date: Aug-2022
Hardware Availability: Apr-2021
Software Availability: Nov-2021

Platform Notes (Continued)

/dev/mapper/rhel-home xfs 163G 125G 39G 77% /home

From /sys/devices/virtual/dmi/id
Vendor: Tyrone_Systems
Product: Tyrone_Camarero_IDI100C2R-28
Product Family: Family
Serial: 2X22462203

Additional information from dmidecode 3.2 follows. WARNING: Use caution when you interpret this section. The 'dmidecode' program reads system data which is "intended to allow hardware to be accurately determined", but the intent may not be met, as there are frequent changes to hardware, firmware, and the "DMTF SMBIOS" standard.

Memory:
16x Samsung M393A4K40DB3-CWE 32 GB 2 rank 3200, configured at 2666

BIOS:
BIOS Vendor: Intel Corporation
BIOS Version: SE5C620.86B.01.01.0004.2110190142
BIOS Date: 10/19/2021

(End of data from sysinfo program)

Compiler Version Notes

=====
C | 619.lbm_s(base, peak) 638.imagick_s(base, peak)
| 644.nab_s(base)

Intel(R) C Intel(R) 64 Compiler Classic for applications running on Intel(R) 64, Version 2021.1 Build 20201112_000000
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

=====
C | 644.nab_s(peak)

Intel(R) oneAPI DPC++/C++ Compiler for applications running on Intel(R) 64, Version 2021.1 Build 20201113
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

=====
C | 619.lbm_s(base, peak) 638.imagick_s(base, peak)
| 644.nab_s(base)

Intel(R) C Intel(R) 64 Compiler Classic for applications running on Intel(R)

(Continued on next page)



SPEC CPU®2017 Floating Point Speed Result

Copyright 2017-2022 Standard Performance Evaluation Corporation

Tyrone Systems

(Test Sponsor: Netweb Pte Ltd)

Tyrone Camarero IDI100C2R-28
(2.80 GHz, Intel Xeon Silver 4309Y)

SPECspeed®2017_fp_base = 98.5

SPECspeed®2017_fp_peak = 102

CPU2017 License: 006042

Test Sponsor: Netweb Pte Ltd

Tested by: Tyrone Systems

Test Date: Aug-2022

Hardware Availability: Apr-2021

Software Availability: Nov-2021

Compiler Version Notes (Continued)

64, Version 2021.1 Build 20201112_000000
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

=====
C | 644.nab_s(peak)

Intel(R) oneAPI DPC++/C++ Compiler for applications running on Intel(R) 64,
Version 2021.1 Build 20201113
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

=====
C++, C, Fortran | 607.cactuBSSN_s(base, peak)

Intel(R) C++ Intel(R) 64 Compiler Classic for applications running on
Intel(R) 64, Version 2021.1 Build 20201112_000000
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.
Intel(R) C Intel(R) 64 Compiler Classic for applications running on Intel(R)
64, Version 2021.1 Build 20201112_000000
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.
Intel(R) Fortran Intel(R) 64 Compiler Classic for applications running on
Intel(R) 64, Version 2021.1 Build 20201112_000000
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

=====
Fortran | 603.bwaves_s(base, peak) 649.fotonik3d_s(base, peak)
| 654.roms_s(base, peak)

Intel(R) Fortran Intel(R) 64 Compiler Classic for applications running on
Intel(R) 64, Version 2021.1 Build 20201112_000000
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

=====
Fortran, C | 621.wrf_s(base, peak) 627.cam4_s(base, peak)
| 628.pop2_s(base, peak)

Intel(R) Fortran Intel(R) 64 Compiler Classic for applications running on
Intel(R) 64, Version 2021.1 Build 20201112_000000
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.
Intel(R) C Intel(R) 64 Compiler Classic for applications running on Intel(R)
64, Version 2021.1 Build 20201112_000000
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.



SPEC CPU®2017 Floating Point Speed Result

Copyright 2017-2022 Standard Performance Evaluation Corporation

Tyrone Systems
(Test Sponsor: Netweb Pte Ltd)
Tyrone Camarero IDI100C2R-28
(2.80 GHz, Intel Xeon Silver 4309Y)

SPECspeed®2017_fp_base = 98.5

SPECspeed®2017_fp_peak = 102

CPU2017 License: 006042
Test Sponsor: Netweb Pte Ltd
Tested by: Tyrone Systems

Test Date: Aug-2022
Hardware Availability: Apr-2021
Software Availability: Nov-2021

Base Compiler Invocation

C benchmarks:

icc

Fortran benchmarks:

ifort

Benchmarks using both Fortran and C:

ifort icc

Benchmarks using Fortran, C, and C++:

icpc icc ifort

Base Portability Flags

603.bwaves_s: -DSPEC_LP64
607.cactuBSSN_s: -DSPEC_LP64
619.lbm_s: -DSPEC_LP64
621.wrf_s: -DSPEC_LP64 -DSPEC_CASE_FLAG -convert big_endian
627.cam4_s: -DSPEC_LP64 -DSPEC_CASE_FLAG
628.pop2_s: -DSPEC_LP64 -DSPEC_CASE_FLAG -convert big_endian
-assume byterecl
638.imagick_s: -DSPEC_LP64
644.nab_s: -DSPEC_LP64
649.fotonik3d_s: -DSPEC_LP64
654.roms_s: -DSPEC_LP64

Base Optimization Flags

C benchmarks:

-m64 -std=c11 -xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-prefetch
-ffinite-math-only -qopt-mem-layout-trans=4 -qopenmp -DSPEC_OPENMP
-mbranches-within-32B-boundaries

Fortran benchmarks:

-m64 -Wl,-z,muldefs -DSPEC_OPENMP -xCORE-AVX512 -ipo -O3
-no-prec-div -qopt-prefetch -ffinite-math-only
-qopt-mem-layout-trans=4 -qopenmp -nostandard-realloc-lhs
-mbranches-within-32B-boundaries -L/usr/local/je5.0.1-64/lib -ljemalloc

Benchmarks using both Fortran and C:

-m64 -std=c11 -Wl,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div
-qopt-prefetch -ffinite-math-only -qopt-mem-layout-trans=4 -qopenmp

(Continued on next page)



SPEC CPU®2017 Floating Point Speed Result

Copyright 2017-2022 Standard Performance Evaluation Corporation

Tyrone Systems
(Test Sponsor: Netweb Pte Ltd)
Tyrone Camarero IDI100C2R-28
(2.80 GHz, Intel Xeon Silver 4309Y)

SPECspeed®2017_fp_base = 98.5

SPECspeed®2017_fp_peak = 102

CPU2017 License: 006042
Test Sponsor: Netweb Pte Ltd
Tested by: Tyrone Systems

Test Date: Aug-2022
Hardware Availability: Apr-2021
Software Availability: Nov-2021

Base Optimization Flags (Continued)

Benchmarks using both Fortran and C (continued):

```
-DSPEC_OPENMP -mbranches-within-32B-boundaries -nostandard-realloc-lhs  
-L/usr/local/je5.0.1-64/lib -ljemalloc
```

Benchmarks using Fortran, C, and C++:

```
-m64 -std=c11 -Wl,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div  
-qopt-prefetch -ffinite-math-only -qopt-mem-layout-trans=4 -qopenmp  
-DSPEC_OPENMP -mbranches-within-32B-boundaries -nostandard-realloc-lhs  
-L/usr/local/je5.0.1-64/lib -ljemalloc
```

Peak Compiler Invocation

C benchmarks (except as noted below):

```
icc
```

```
644.nab_s: icx
```

Fortran benchmarks:

```
ifort
```

Benchmarks using both Fortran and C:

```
ifort icc
```

Benchmarks using Fortran, C, and C++:

```
icpc icc ifort
```

Peak Portability Flags

Same as Base Portability Flags

Peak Optimization Flags

C benchmarks:

```
619.lbm_s: basepeak = yes
```

```
638.imagick_s: basepeak = yes
```

```
644.nab_s: -m64 -Wl,-z,muldefs -xCORE-AVX512 -Ofast -ffast-math  
-flto -mfpmath=sse -funroll-loops -fiopenmp
```

(Continued on next page)



SPEC CPU®2017 Floating Point Speed Result

Copyright 2017-2022 Standard Performance Evaluation Corporation

Tyrone Systems
(Test Sponsor: Netweb Pte Ltd)
Tyrone Camarero IDI100C2R-28
(2.80 GHz, Intel Xeon Silver 4309Y)

SPECspeed®2017_fp_base = 98.5

SPECspeed®2017_fp_peak = 102

CPU2017 License: 006042
Test Sponsor: Netweb Pte Ltd
Tested by: Tyrone Systems

Test Date: Aug-2022
Hardware Availability: Apr-2021
Software Availability: Nov-2021

Peak Optimization Flags (Continued)

644.nab_s (continued):

```
-DSPEC_OPENMP -qopt-mem-layout-trans=4  
-fimf-accuracy-bits=14:sqrt  
-mbranches-within-32B-boundaries  
-L/usr/local/je5.0.1-64/lib -ljemalloc
```

Fortran benchmarks:

```
603.bwaves_s: -m64 -Wl,-z,muldefs -prof-gen(pass 1) -prof-use(pass 2)  
-DSPEC_SUPPRESS_OPENMP -DSPEC_OPENMP -ipo -xCORE-AVX512  
-O3 -no-prec-div -qopt-prefetch -ffinite-math-only  
-qopt-mem-layout-trans=4 -qopenmp -nostandard-realloc-lhs  
-mbranches-within-32B-boundaries  
-L/usr/local/je5.0.1-64/lib -ljemalloc
```

649.fotonik3d_s: Same as 603.bwaves_s

654.roms_s: basepeak = yes

Benchmarks using both Fortran and C:

```
621.wrf_s: -m64 -std=c11 -Wl,-z,muldefs -prof-gen(pass 1)  
-prof-use(pass 2) -ipo -xCORE-AVX512 -O3 -no-prec-div  
-qopt-prefetch -ffinite-math-only -qopt-mem-layout-trans=4  
-DSPEC_SUPPRESS_OPENMP -qopenmp -DSPEC_OPENMP  
-mbranches-within-32B-boundaries -nostandard-realloc-lhs  
-L/usr/local/je5.0.1-64/lib -ljemalloc
```

627.cam4_s: basepeak = yes

628.pop2_s: basepeak = yes

Benchmarks using Fortran, C, and C++:

607.cactuBSSN_s: basepeak = yes

The flags files that were used to format this result can be browsed at

http://www.spec.org/cpu2017/flags/Intel-ic2021-official-linux64_revA.html
<http://www.spec.org/cpu2017/flags/Tyrone-Platform-Settings-V1.2-CLX-revI.html>

You can also download the XML flags sources by saving the following links:

http://www.spec.org/cpu2017/flags/Intel-ic2021-official-linux64_revA.xml
<http://www.spec.org/cpu2017/flags/Tyrone-Platform-Settings-V1.2-CLX-revI.xml>



SPEC CPU®2017 Floating Point Speed Result

Copyright 2017-2022 Standard Performance Evaluation Corporation

Tyrone Systems

(Test Sponsor: Netweb Pte Ltd)

Tyrone Camarero IDI100C2R-28

(2.80 GHz, Intel Xeon Silver 4309Y)

SPECspeed®2017_fp_base = 98.5

SPECspeed®2017_fp_peak = 102

CPU2017 License: 006042

Test Sponsor: Netweb Pte Ltd

Tested by: Tyrone Systems

Test Date: Aug-2022

Hardware Availability: Apr-2021

Software Availability: Nov-2021

SPEC CPU and SPECspeed are registered trademarks of the Standard Performance Evaluation Corporation. All other brand and product names appearing in this result are trademarks or registered trademarks of their respective holders.

For questions about this result, please contact the tester. For other inquiries, please contact info@spec.org.

Tested with SPEC CPU®2017 v1.1.8 on 2022-08-11 04:54:51-0400.

Report generated on 2022-09-13 16:56:07 by CPU2017 PDF formatter v6442.

Originally published on 2022-09-13.