## SPEC CPU®2017 Integer Speed Result

### Cisco Systems
Cisco UCS X210c M6 (Intel Xeon Platinum 8352S, 2.20GHz)

| SPECspeed®2017_int_base = 11.5 |
| SPECspeed®2017_int_peak = 11.7 |

| CPU2017 License: | 9019 |
| Test Date: | Dec-2021 |
| Test Sponsor: | Cisco Systems |
| Hardware Availability: | Sep-2021 |
| Tested by: | Cisco Systems |
| Software Availability: | Sep-2021 |

| Software Availability: | Sep-2021 |
| Tested by: | Cisco Systems |
| Hardware Availability: | Sep-2021 |
| Test Date: | Dec-2021 |
| Test Sponsor: | Cisco Systems |
| CPU2017 License: | 9019 |

### Hardware
- **CPU Name:** Intel Xeon Platinum 8352S
- **Max MHz:** 3400
- **Nominal:** 2200
- **Enabled:** 64 cores, 2 chips
- **Orderable:** 1.2 Chips
- **Cache L1:** 32 KB I + 48 KB D on chip per core
- **Cache L2:** 1.25 MB I+D on chip per core
- **Cache L3:** 48 MB I+D on chip per chip
- **Other:** None
- **Memory:** 2 TB (32 x 64 GB 2Rx4 PC4-3200AA-R)
- **Storage:** 1 x 240 GB M.2 SSD SATA
- **Other:** None

### Software
- **OS:** SUSE Linux Enterprise Server 15 SP2
- **5.3.18-22-default**
- **Compiler:** C/C++: Version 2021.4.0 of Intel oneAPI DPC++/C++ Compiler Build 20210924 for Linux;
  Fortran: Version 2021.4.0 of Intel Fortran Classic Build 20210910 for Linux;
  C/C++: Version 2021.4.0 of Intel C/C++ Compiler Classic Build 20210910 for Linux;
- **Parallel:** Yes
- **Firmware:** Version 5.0.1d released Aug-2021
- **File System:** btrfs
- **System State:** Run level 3 (multi-user)
- **Base Pointers:** 64-bit
- **Peak Pointers:** 64-bit
- **Other:** jemalloc memory allocator V5.0.1
- **Power Management:** BIOS and OS set to prefer performance at the cost of additional power usage

### Performance Results

<table>
<thead>
<tr>
<th>Benchmark</th>
<th>Threads</th>
<th>SPECspeed®2017_int_base (11.5)</th>
<th>SPECspeed®2017_int_peak (11.7)</th>
</tr>
</thead>
<tbody>
<tr>
<td>600.perlbench_s</td>
<td>64</td>
<td>6.83</td>
<td></td>
</tr>
<tr>
<td>602.gcc_s</td>
<td>64</td>
<td>10.6</td>
<td>11.7</td>
</tr>
<tr>
<td>605.mcf_s</td>
<td>64</td>
<td>10.7</td>
<td></td>
</tr>
<tr>
<td>620.omnetpp_s</td>
<td>64</td>
<td>11.7</td>
<td></td>
</tr>
<tr>
<td>623.xalancbmk_s</td>
<td>64</td>
<td>12.7</td>
<td></td>
</tr>
<tr>
<td>625.x264_s</td>
<td>64</td>
<td>16.8</td>
<td>17.2</td>
</tr>
<tr>
<td>631.deepsjeng_s</td>
<td>64</td>
<td>5.76</td>
<td></td>
</tr>
<tr>
<td>641.leela_s</td>
<td>64</td>
<td>4.63</td>
<td></td>
</tr>
<tr>
<td>648.exchange2_s</td>
<td>64</td>
<td>18.8</td>
<td></td>
</tr>
<tr>
<td>657.xz_s</td>
<td>64</td>
<td>23.7</td>
<td></td>
</tr>
</tbody>
</table>
Cisco Systems
Cisco UCS X210c M6 (Intel Xeon Platinum 8352S, 2.20GHz)

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Tested by: Cisco Systems

Test Date: Dec-2021
Hardware Availability: Sep-2021
Software Availability: Sep-2021

Results Table

<table>
<thead>
<tr>
<th>Benchmark</th>
<th>Threads</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Seconds</th>
<th>Ratio</th>
</tr>
</thead>
<tbody>
<tr>
<td>600.perlbench_s</td>
<td>64</td>
<td>261</td>
<td>6.81</td>
<td>260</td>
<td>6.83</td>
<td>257</td>
<td>6.90</td>
</tr>
<tr>
<td>602.gcc_s</td>
<td>64</td>
<td>377</td>
<td>10.6</td>
<td>378</td>
<td>10.5</td>
<td>371</td>
<td>10.7</td>
</tr>
<tr>
<td>605.mcf_s</td>
<td>64</td>
<td>249</td>
<td>19.0</td>
<td>251</td>
<td>18.8</td>
<td>249</td>
<td>18.9</td>
</tr>
<tr>
<td>620.omnetpp_s</td>
<td>64</td>
<td>139</td>
<td>11.7</td>
<td>135</td>
<td>12.0</td>
<td>139</td>
<td>11.7</td>
</tr>
<tr>
<td>623.xalanchmk_s</td>
<td>64</td>
<td>112</td>
<td>12.7</td>
<td>112</td>
<td>12.7</td>
<td>109</td>
<td>13.0</td>
</tr>
<tr>
<td>625.x264_s</td>
<td>64</td>
<td>105</td>
<td>16.8</td>
<td>105</td>
<td>16.9</td>
<td>105</td>
<td>16.8</td>
</tr>
<tr>
<td>631.deepsjeng_s</td>
<td>64</td>
<td>249</td>
<td>5.76</td>
<td>249</td>
<td>5.76</td>
<td>249</td>
<td>5.76</td>
</tr>
<tr>
<td>641.leela_s</td>
<td>64</td>
<td>369</td>
<td>4.63</td>
<td>368</td>
<td>4.63</td>
<td>368</td>
<td>4.63</td>
</tr>
<tr>
<td>648.exchange2_s</td>
<td>64</td>
<td>156</td>
<td>18.8</td>
<td>156</td>
<td>18.8</td>
<td>156</td>
<td>18.8</td>
</tr>
<tr>
<td>657.xz_s</td>
<td>64</td>
<td>260</td>
<td>23.7</td>
<td>261</td>
<td>23.7</td>
<td>262</td>
<td>23.6</td>
</tr>
</tbody>
</table>

Results appear in the order in which they were run. Bold underlined text indicates a median measurement.

Operating System Notes

Stack size set to unlimited using "ulimit -s unlimited"

Environment Variables Notes

Environment variables set by runcpu before the start of the run:
KMP_AFFINITY = "granularity=fine,scatter"
LD_LIBRARY_PATH = "/home/intel/tbb/2021.4.0/env/.lib/intel64/gcc4.8:/home/intel/mpi/2021.4.0/libfabric/lib:/home/intel/mpi/2021.4.0/lib/release:/home/intel/mpi/2021.4.0/lib:/home/intel/compiler/2021.4.0/lib/intel64_lin:/home/intel/compiler/2021.4.0/lib/intel/clk/2021.4.0/lib/intel64:/home/cpu2017/je5.0.1-32"
MALLOC_CONF = "retain=true"
OMP_STACKSIZE = "192M"

General Notes

Binaries compiled on a system with 1x Intel Core i9-7980XE CPU + 64GB RAM memory using Redhat Enterprise Linux 8.0
Transparent Huge Pages enabled by default
Prior to runcpu invocation
Filesystem page cache synced and cleared with:
sync; echo 3> /proc/sys/vm/drop_caches
NA: The test sponsor attests, as of date of publication, that CVE-2017-5754 (Meltdown) is mitigated in the system as tested and documented.
Yes: The test sponsor attests, as of date of publication, that CVE-2017-5753 (Spectre variant 1)

(Continued on next page)
Cisco Systems
Cisco UCS X210c M6 (Intel Xeon Platinum 8352S, 2.20GHz)

**General Notes (Continued)**

is mitigated in the system as tested and documented.
Yes: The test sponsor attests, as of date of publication, that CVE-2017-5715 (Spectre variant 2) is mitigated in the system as tested and documented.

**Platform Notes**

BIOS Settings:
Adjacent Cache Line Prefetcher set to Disabled
DCU Streamer Prefetch set to Disabled
Sub NUMA Clustering set to Enabled
LLC Dead Line set to Disabled
Memory Refresh Rate set to 1x Refresh
ADDCS Sparing set to Disabled
Patrol Scrub set to Disabled
Intel Hyper-Threading Technology set to Disable
Processor C6 Report set to Enabled

Sysinfo program /home/cpu2017/bin/sysinfo
Rev: r6622 of 2021-04-07 982a61ec0915b55891ef0e16acaf64d
running on perf-blade2 Sun Dec 19 00:20:59 2021

SUT (System Under Test) info as seen by some common utilities.
For more information on this section, see https://www.spec.org/cpu2017/Docs/config.html#sysinfo

From /proc/cpuinfo
- model name : Intel(R) Xeon(R) Platinum 8352S CPU @ 2.20GHz
  - 2 "physical id"s (chips)
  - 64 "processors"
- cores, siblings (Caution: counting these is hw and system dependent. The following excerpts from /proc/cpuinfo might not be reliable. Use with caution.)
  - cpu cores : 32
  - siblings : 32
  - physical 0: cores 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31
  - physical 1: cores 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31

From lscpu from util-linux 2.33.1:
- Architecture: x86_64
- CPU op-mode(s): 32-bit, 64-bit
- Byte Order: Little Endian
- Address sizes: 46 bits physical, 57 bits virtual

(Continued on next page)
SPEC CPU®2017 Integer Speed Result

Cisco Systems
Cisco UCS X210c M6 (Intel Xeon Platinum 8352S, 2.20GHz)

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Tested by: Cisco Systems

Test Date: Dec-2021
Hardware Availability: Sep-2021
Software Availability: Sep-2021

SPECspeed®2017_int_base = 11.5
SPECspeed®2017_int_peak = 11.7

Platform Notes (Continued)

CPU(s): 64
On-line CPU(s) list: 0-63
Thread(s) per core: 1
Core(s) per socket: 32
Socket(s): 2
NUMA node(s): 2
Vendor ID: GenuineIntel
CPU family: 6
Model: 106
Model name: Intel(R) Xeon(R) Platinum 8352S CPU @ 2.20GHz
Stepping: 6
CPU MHz: 799.816
CPU max MHz: 3400.0000
CPU min MHz: 800.0000
BogoMIPS: 4400.00
Virtualization: VT-x
L1d cache: 48K
L1i cache: 32K
L2 cache: 1280K
L3 cache: 49152K
NUMA node0 CPU(s): 0-31
NUMA node1 CPU(s): 32-63
Flags: fpu vme de pse tsc msr pae mce cmov pat pse36 clflush dts acpi mmx fxsr sse sse2 ss ht tm pbe syscall nx pdpe1gb rdtscp lm constant_tsc arch_perfmon pebs bts rep_good nopl xtopology nonstop_tsc cpuid aperfmperf pni pclmulqdq dtes64 monitor ds_cpl vmx smx est tm2 ssse3 sdbg fma cx16 xtpr pdcm pcid dca sse4_1 sse4_2 x2apic movbe popcnt tsc_deadline_timer aes xsave avx f16c rdrand lahf_lm abm 3dnowprefetch cpuid_fault epb cat_l3 invpcid_single ssbd mba ibrs ibpb stibp ibrs enhanced tpr_shadow vnni flexpriority ept vpid ept_ad fsgsbase tsc_adjust bmi1 hle avx2 smep bmi2 erms invpcid rtm cqm rdt_a avx512f avx512dq rdseed adx smap avx512ifma clflushopt clwb intel_pt avx512cd sha_ni avx512bw avx512vl xsaveopt xsavec xsaveopts cqm_llc cqm_1lc cqm_1llc cqm_1mbm_total cqm_1mbm_local wbnoinvd dtherm ida arat pln pts hwp hwp_act_window hwp_epp hwp_pkg_req avx512bvmi umip pku ospke avx512_vbmi2 gfni vaes vpclmulqdq avx512_vnni avx512_vbitalg tme avx512_vpopcntdq la57 rdpid md_clear pconfig flush_lld
arch_capabilities

/cache/proc/cpuinfo cache data
cache size : 49152 KB

From numactl --hardware
WARNING: a numactl 'node' might or might not correspond to a physical chip.
available: 2 nodes (0-1)
node 0 cpus: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31
node 0 size: 1031777 MB
node 0 free: 1031210 MB

(Continued on next page)
Cisco Systems
Cisco UCS X210c M6 (Intel Xeon Platinum 8352S, 2.20GHz)

SPECspeed®2017_int_base = 11.5
SPECspeed®2017_int_peak = 11.7

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Test Date: Dec-2021
Hardware Availability: Sep-2021
Tested by: Cisco Systems
Software Availability: Sep-2021

Platform Notes (Continued)

node 1 cpus: 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63
node 1 size: 1032146 MB
node 1 free: 1031621 MB
node distances:
node 0 1
0: 10 20
1: 20 10

From /proc/meminfo
MemTotal: 2113458748 kB
HugePages_Total: 0
Hugepagesize: 2048 kB

From /sys/devices/system/cpu/cpu*/cpufreq/scaling_governor has performance

From /etc/*release*/etc/*version*
os-release:
NAME="SLES"
VERSION="15-SP2"
VERSION_ID="15.2"
PRETTY_NAME="SUSE Linux Enterprise Server 15 SP2"
ID="sles"
ID_LIKE="suse"
ANSI_COLOR="0;32"
CPE_NAME="cpe:/o:suse:sles:15:sp2"

uname -a:
Linux perf-blade2 5.3.18-22-default #1 SMP Wed Jun 3 12:16:43 UTC 2020 (720aeba)
x86_64 x86_64 x86_64 GNU/Linux

Kernel self-reported vulnerability status:

CVE-2018-12207 (iTLB Multihit): Not affected
CVE-2018-3620 (L1 Terminal Fault): Not affected
Microarchitectural Data Sampling: Not affected
CVE-2017-5754 (Meltdown): Mitigation: Speculative Store Bypass disabled via prct1 and seccomp
CVE-2018-3639 (Speculative Store Bypass): Mitigation: usercopy/swapgs barriers and __user pointer sanitization
CVE-2017-5753 (Spectre variant 1): Mitigation: Enhanced IBRS, IBPB: conditional, RSB filling
CVE-2017-5715 (Spectre variant 2):
CVE-2020-0543 (Special Register Buffer Data Sampling): Not affected

(Continued on next page)
Cisco Systems
Cisco UCS X210c M6 (Intel Xeon Platinum 8352S, 2.20GHz)

SPECspeed®2017_int_base = 11.5
SPECspeed®2017_int_peak = 11.7

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Test Date: Dec-2021
Hardware Availability: Sep-2021
Tested by: Cisco Systems
Software Availability: Sep-2021

Platform Notes (Continued)
CVE-2019-11135 (TSX Asynchronous Abort): Not affected

run-level 3 Dec 19 00:20

SPEC is set to: /home/cpu2017

Filesystem Type Size Used Avail Use% Mounted on
/dev/sda4   btrfs  218G  43G  176G  20% /home

From /sys/devices/virtual/dmi/id
Vendor: Cisco Systems Inc
Product: UCSX-210C-M6
Serial: FCH250671KR

Additional information from dmidecode 3.2 follows. WARNING: Use caution when you
interpret this section. The 'dmidecode' program reads system data which is "intended to
allow hardware to be accurately determined", but the intent may not be met, as there are
frequent changes to hardware, firmware, and the "DMTF SMBIOS" standard.
Memory:
32x 0xCE00 M393A8G40AB2-CWE 64 GB 2 rank 3200

BIOS:
BIOS Vendor: Cisco Systems, Inc.
BIOS Version: X210M6.5.0.1d.0.0816211754
BIOS Date: 08/16/2021
BIOS Revision: 5.22

(End of data from sysinfo program)

Compiler Version Notes
C  | 600.perlbench_s(peak)

Intel(R) C Intel(R) 64 Compiler Classic for applications running on Intel(R)
64, Version 2021.4.0 Build 20210910_000000
Copyright (C) 1985-2021 Intel Corporation. All rights reserved.

C  | 600.perlbench_s(base) 602.gcc_s(base, peak) 605.mcf_s(base, peak)
   | 625.x264_s(base, peak) 657.xz_s(base, peak)

Intel(R) oneAPI DPC++/C++ Compiler for applications running on Intel(R) 64,
Version 2021.4.0 Build 20210924
Copyright (C) 1985-2021 Intel Corporation. All rights reserved.

(Continued on next page)
Cisco Systems
Cisco UCS X210c M6 (Intel Xeon Platinum 8352S, 2.20GHz)

SPECSpeed®2017_int_base = 11.5
SPECSpeed®2017_int_peak = 11.7

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Tested by: Cisco Systems

Test Date: Dec-2021
Hardware Availability: Sep-2021
Software Availability: Sep-2021

Compiler Version Notes (Continued)

==============================================================================
C       | 600.perlbench_s(peak)
==============================================================================
Intel(R) C Intel(R) 64 Compiler Classic for applications running on Intel(R) 64, Version 2021.4.0 Build 20210910_000000
Copyright (C) 1985-2021 Intel Corporation. All rights reserved.

==============================================================================
C       | 600.perlbench_s(base) 602.gcc_s(base, peak) 605.mcf_s(base, peak) 625.x264_s(base, peak) 657.xz_s(base, peak)
==============================================================================
Intel(R) oneAPI DPC++/C++ Compiler for applications running on Intel(R) 64, Version 2021.4.0 Build 20210924
Copyright (C) 1985-2021 Intel Corporation. All rights reserved.

==============================================================================
C++     | 620.omnetpp_s(base, peak) 623.xalancbmk_s(base, peak) 631.deepsjeng_s(base, peak) 641.leela_s(base, peak)
==============================================================================
Intel(R) oneAPI DPC++/C++ Compiler for applications running on Intel(R) 64, Version 2021.4.0 Build 20210924
Copyright (C) 1985-2021 Intel Corporation. All rights reserved.

==============================================================================
Fortran | 648.exchange2_s(base, peak)
==============================================================================
Intel(R) Fortran Intel(R) 64 Compiler Classic for applications running on Intel(R) 64, Version 2021.4.0 Build 20210910_000000
Copyright (C) 1985-2021 Intel Corporation. All rights reserved.

Base Compiler Invocation

C benchmarks:
icx

C++ benchmarks:
icpx

Fortran benchmarks:	ifort
## Cisco Systems
Cisco UCS X210c M6 (Intel Xeon Platinum 8352S, 2.20GHz)

<table>
<thead>
<tr>
<th>SPECspeed®2017_int_base</th>
<th>11.5</th>
</tr>
</thead>
<tbody>
<tr>
<td>SPECspeed®2017_int_peak</td>
<td>11.7</td>
</tr>
</tbody>
</table>

**CPU2017 License:** 9019  
**Test Sponsor:** Cisco Systems  
**Test Date:** Dec-2021  
**Hardware Availability:** Sep-2021  
**Tested by:** Cisco Systems  
**Software Availability:** Sep-2021

### Base Portability Flags
- `600.perlbench_s`: `-DSPEC_LP64 -DSPEC_LINUX_X64`
- `602.gcc_s`: `-DSPEC_LP64`
- `605.mcf_s`: `-DSPEC_LP64`
- `620.omnetpp_s`: `-DSPEC_LP64`
- `623.xalancbmk_s`: `-DSPEC_LP64 -DSPEC_LINUX`
- `625.x264_s`: `-DSPEC_LP64`
- `631.deepsjeng_s`: `-DSPEC_LP64`
- `641.leela_s`: `-DSPEC_LP64`
- `648.exchange2_s`: `-DSPEC_LP64`
- `657.xz_s`: `-DSPEC_LP64`

### Base Optimization Flags

**C benchmarks:**
- `-DSPEC_OPENMP -std=c11 -m64 -fiopenmp -Wl,-z,muldefs -xCORE-AVX512`
- `-O3 -ffast-math -flto -mfpmath=sse -funroll-loops`
- `-qopt-mem-layout-trans=4 -mbranches-within-32B-boundaries`
- `-L/home/cpu2017/je5.0.1-64 -ljemalloc`

**C++ benchmarks:**
- `-DSPEC_OPENMP -m64 -Wl,-z,muldefs -xCORE-AVX512 -O3 -ffast-math`
- `-flto -mfpmath=sse -funroll-loops -qopt-mem-layout-trans=4`
- `-mbranches-within-32B-boundaries`
- `-L/home/intel/compiler/2021.4.0/linux/compiler/lib/intel64_lin`
- `-ljkmalloc`

**Fortran benchmarks:**
- `-m64 -xCORE-AVX512 -O3 -ipo -no-prec-div -qopt-mem-layout-trans=4`
- `-nostandard-realloc-lhs -align array32byte -auto`
- `-mbranches-within-32B-boundaries`

### Peak Compiler Invocation

**C benchmarks (except as noted below):**
- `icx`
- `600.perlbench_s: icc`

**C++ benchmarks:**
- `icpx`

(Continued on next page)
Cisco Systems
Cisco UCS X210c M6 (Intel Xeon Platinum 8352S, 2.20GHz)

SPECspeed®2017_int_base = 11.5
SPECspeed®2017_int_peak = 11.7

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Test Date: Dec-2021
Hardware Availability: Sep-2021
Tested by: Cisco Systems
Software Availability: Sep-2021

Peak Compiler Invocation (Continued)

Fortran benchmarks:
ifort

Peak Portability Flags
Same as Base Portability Flags

Peak Optimization Flags

C benchmarks:

600.perlbench_s: -Wl,-z,muldefs -prof-gen(pass l) -prof-use(pass 2) -xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-mem-layout-trans=4 -fno-strict-overflow -mbranches-within-32B-boundaries -L/home/cpu2017/je5.0.1-64 -ljemalloc

602.gcc_s: -m64 -std=c11 -Wl,-z,muldefs -fprofile-generate(pass l) -fprofile-use=default.profdatapass 2) -xCORE-AVX512 -flto -Ofast(pass l) -O3 -ffast-math -qopt-mem-layout-trans=4 -mbranches-within-32B-boundaries -L/home/cpu2017/je5.0.1-64 -ljemalloc

605.mcf_s: basepeak = yes

625.x264_s: -DSPEC_OPENMP -fiopenmp -std=c11 -m64 -Wl,-z,muldefs -xCORE-AVX512 -flto -O3 -ffast-math -qopt-mem-layout-trans=4 -fno-alias -mbranches-within-32B-boundaries -L/home/cpu2017/je5.0.1-64 -ljemalloc

657.xz_s: basepeak = yes

C++ benchmarks:

620.omnetpp_s: basepeak = yes

623.xalancbmk_s: basepeak = yes

631.deepsjeng_s: basepeak = yes

(Continued on next page)
Cisco Systems
Cisco UCS X210c M6 (Intel Xeon Platinum 8352S, 2.20GHz)

SPECspeed®2017_int_base = 11.5
SPECspeed®2017_int_peak = 11.7

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Tested by: Cisco Systems

Test Date: Dec-2021
Hardware Availability: Sep-2021
Software Availability: Sep-2021

Peak Optimization Flags (Continued)

641.leela_s: basepeak = yes

Fortran benchmarks:
648.exchange2_s: basepeak = yes

The flags files that were used to format this result can be browsed at

You can also download the XML flags sources by saving the following links:

SPEC CPU and SPECspeed are registered trademarks of the Standard Performance Evaluation Corporation. All other brand and product names appearing in this result are trademarks or registered trademarks of their respective holders.

For questions about this result, please contact the tester. For other inquiries, please contact info@spec.org.

Tested with SPEC CPU®2017 v1.1.8 on 2021-12-19 03:20:58-0500.
Originally published on 2022-01-04.