SPEC CPU®2017 Integer Rate Result

Copyright 2017-2021 Standard Performance Evaluation Corporation

Dell Inc.

PowerEdge M640 (Intel Xeon Silver 4214R, 2.40 GHz)

SPECrate®2017_int_base = 155

SPECrate®2017_int_peak = 161

CPU2017 License: 55
Test Sponsor: Dell Inc.
Tested by: Dell Inc.

Test Date: Oct-2021
Hardware Availability: Apr-2019
Software Availability: May-2021



Hardware

CPU Name:	Intel Xeon Silver 4214R
Max MHz:	3500
Nominal:	2400
Enabled:	24 cores, 2 chips, 2 threads/core
Orderable:	1,2 chips
Cache L1:	32 KB I + 32 KB D on chip per core
L2:	1 MB I+D on chip per core
L3:	16.5 MB I+D on chip per chip
Other:	None
Memory:	384 GB (12 x 32 GB 2Rx4 PC4-2933Y-R, running at 2400)
Storage:	125 GB on tmpfs
Other:	None

Software

OS:	Red Hat Enterprise Linux 8.4 (Ootpa) 4.18.0-305.el8.x86_64
Compiler:	C/C++: Version 2021.1 of Intel oneAPI DPC++/C++ Compiler Build 20201113 for Linux; Fortran: Version 2021.1 of Intel Fortran Compiler Classic Build 20201112 for Linux; C/C++: Version 2021.1 of Intel C/C++ Compiler Classic Build 20201112 for Linux
Parallel:	No
Firmware:	Version 2.12.2 released Jul-2021
File System:	tmpfs
System State:	Run level 3 (multi-user)
Base Pointers:	64-bit
Peak Pointers:	32/64-bit
Other:	jemalloc memory allocator V5.0.1
Power Management:	BIOS and OS set to prefer performance at the cost of additional power usage.

SPEC CPU®2017 Integer Rate Result

Copyright 2017-2021 Standard Performance Evaluation Corporation

Dell Inc.

PowerEdge M640 (Intel Xeon Silver 4214R, 2.40 GHz)

SPECrate®2017_int_base = 155

SPECrate®2017_int_peak = 161

CPU2017 License: 55
Test Sponsor: Dell Inc.
Tested by: Dell Inc.

Test Date: Oct-2021
Hardware Availability: Apr-2019
Software Availability: May-2021

Results Table

Benchmark	Base							Peak						
	Copies	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio	Copies	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio
500.perlbench_r	48	737	104	**739**	**103**			48	630	121	**631**	**121**		
502.gcc_r	48	**558**	**122**	554	123			48	486	140	**486**	**140**		
505.mcf_r	48	**298**	**260**	297	261			48	**298**	**260**	297	261		
520.omnetpp_r	48	**605**	**104**	604	104			48	**605**	**104**	604	104		
523.xalancbmk_r	48	**249**	**204**	248	204			48	**249**	**204**	248	204		
525.x264_r	48	**268**	**314**	265	317			48	**257**	**328**	256	328		
531.deepsjeng_r	48	**457**	**120**	457	120			48	**457**	**120**	457	120		
541.leela_r	48	697	114	**700**	**114**			48	697	114	**700**	**114**		
548.exchange2_r	48	**431**	**292**	431	292			48	**431**	**292**	431	292		
557.xz_r	48	**570**	**90.9**	568	91.2			48	546	94.9	**547**	**94.8**		

SPECrate®2017_int_base = 155

SPECrate®2017_int_peak = 161

Results appear in the order in which they were run. Bold underlined text indicates a median measurement.

Submit Notes

```
The numactl mechanism was used to bind copies to processors. The config file option 'submit'
was used to generate numactl commands to bind each copy to a specific processor.
For details, please see the config file.
```

Operating System Notes

```
Stack size set to unlimited using "ulimit -s unlimited"
```

Environment Variables Notes

```
Environment variables set by runcpu before the start of the run:
LD_LIBRARY_PATH =
     "/mnt/ramdisk/kavya/lib/intel64:/mnt/ramdisk/kavya/lib/ia32:/mnt/ramdisk
     /kavya/je5.0.1-32"
MALLOC_CONF = "retain:true"
```

General Notes

```
Binaries compiled on a system with 1x Intel Core i9-7980XE CPU + 64GB RAM
memory using Red Hat Enterprise Linux 8.1
Transparent Huge Pages enabled by default
Prior to runcpu invocation
Filesystem page cache synced and cleared with:
sync; echo 3>       /proc/sys/vm/drop_caches
runcpu command invoked through numactl i.e.:
```

(Continued on next page)

General Notes (Continued)

```
 numactl --interleave=all runcpu <etc>
 jemalloc, a general purpose malloc implementation
 built with the RedHat Enterprise 7.5, and the system compiler gcc 4.8.5
 sources available from jemalloc.net or https://github.com/jemalloc/jemalloc/releases

NA: The test sponsor attests, as of date of publication, that CVE-2017-5754 (Meltdown)
is mitigated in the system as tested and documented.
Yes: The test sponsor attests, as of date of publication, that CVE-2017-5753 (Spectre variant 1)
is mitigated in the system as tested and documented.
Yes: The test sponsor attests, as of date of publication, that CVE-2017-5715 (Spectre variant 2)
is mitigated in the system as tested and documented.

Benchmark run from a 125 GB ramdisk created with the cmd: "mount -t tmpfs -o size=125G tmpfs /mnt/ramdisk"
```

Platform Notes

```
 BIOS Settings:
            Sub NUMA Cluster : 2-Way Clustering
   Virtualization Technology : Disabled

               System Profile : Custom
        CPU Power Management : Maximum Performance
                         C1E : Disabled
                    C States : Autonomous
          Memory Patrol Scrub : Disabled
    Energy Efficiency Policy : Performance
 CPU Interconnect Bus Link
            Power Management : Disabled
           PCI ASPM L1 Link
            Power Management : Disabled

 Sysinfo program /mnt/ramdisk/kavya/bin/sysinfo
 Rev: r6622 of 2021-04-07 982a61ec0915b55891ef0e16acafc64d
 running on localhost.localdomain Thu Oct 28 12:28:05 2021

 SUT (System Under Test) info as seen by some common utilities.
 For more information on this section, see
    https://www.spec.org/cpu2017/Docs/config.html#sysinfo

 From /proc/cpuinfo
    model name : Intel(R) Xeon(R) Silver 4214R CPU @ 2.40GHz
       2  "physical id"s (chips)
       48 "processors"
    cores, siblings (Caution: counting these is hw and system dependent. The following
    excerpts from /proc/cpuinfo might not be reliable.  Use with caution.)
```

(Continued on next page)

Platform Notes (Continued)

```
       cpu cores : 12
       siblings  : 24
       physical 0: cores 0 1 2 3 4 5 8 9 10 11 12 13
       physical 1: cores 0 1 2 3 4 5 8 9 10 11 12 13

 From lscpu from util-linux 2.32.1:
      Architecture:        x86_64
      CPU op-mode(s):      32-bit, 64-bit
      Byte Order:          Little Endian
      CPU(s):              48
      On-line CPU(s) list: 0-47
      Thread(s) per core:  2
      Core(s) per socket:  12
      Socket(s):           2
      NUMA node(s):        4
      Vendor ID:           GenuineIntel
      BIOS Vendor ID:      Intel
      CPU family:          6
      Model:               85
      Model name:          Intel(R) Xeon(R) Silver 4214R CPU @ 2.40GHz
      BIOS Model name:     Intel(R) Xeon(R) Silver 4214R CPU @ 2.40GHz
      Stepping:            7
      CPU MHz:             2780.102
      CPU max MHz:         3500.0000
      CPU min MHz:         1000.0000
      BogoMIPS:            4800.00
      Virtualization:      VT-x
      L1d cache:           32K
      L1i cache:           32K
      L2 cache:            1024K
      L3 cache:            16896K
      NUMA node0 CPU(s):   0,4,8,12,16,20,24,28,32,36,40,44
      NUMA node1 CPU(s):   1,5,9,13,17,21,25,29,33,37,41,45
      NUMA node2 CPU(s):   2,6,10,14,18,22,26,30,34,38,42,46
      NUMA node3 CPU(s):   3,7,11,15,19,23,27,31,35,39,43,47
      Flags:               fpu vme de pse tsc msr pae mce cx8 apic sep mtrr pge mca cmov
     pat pse36 clflush dts acpi mmx fxsr sse sse2 ss ht tm pbe syscall nx pdpe1gb rdtscp
     lm constant_tsc art arch_perfmon pebs bts rep_good nopl xtopology nonstop_tsc cpuid
     aperfmperf pni pclmulqdq dtes64 monitor ds_cpl vmx smx est tm2 ssse3 sdbg fma cx16
     xtpr pdcm pcid dca sse4_1 sse4_2 x2apic movbe popcnt tsc_deadline_timer aes xsave
     avx f16c rdrand lahf_lm abm 3dnowprefetch cpuid_fault epb cat_l3 cdp_l3
     invpcid_single intel_ppin ssbd mba ibrs ibpb stibp ibrs_enhanced fsgsbase tsc_adjust
     bmi1 hle avx2 smep bmi2 erms invpcid cqm mpx rdt_a avx512f avx512dq rdseed adx smap
     clflushopt clwb intel_pt avx512cd avx512bw avx512vl xsaveopt xsavec xgetbv1 xsaves
     cqm_llc cqm_occup_llc cqm_mbm_total cqm_mbm_local dtherm ida arat pln pts pku ospke
     avx512_vnni md_clear flush_l1d arch_capabilities
```


(Continued on next page)

Platform Notes (Continued)

```
 /proc/cpuinfo cache data
    cache size : 16896 KB

 From numactl --hardware
 WARNING: a numactl 'node' might or might not correspond to a physical chip.
   available: 4 nodes (0-3)
   node 0 cpus: 0 4 8 12 16 20 24 28 32 36 40 44
   node 0 size: 95306 MB
   node 0 free: 95024 MB
   node 1 cpus: 1 5 9 13 17 21 25 29 33 37 41 45
   node 1 size: 96728 MB
   node 1 free: 96463 MB
   node 2 cpus: 2 6 10 14 18 22 26 30 34 38 42 46
   node 2 size: 96765 MB
   node 2 free: 87487 MB
   node 3 cpus: 3 7 11 15 19 23 27 31 35 39 43 47
   node 3 size: 96764 MB
   node 3 free: 96325 MB
   node distances:
   node   0   1   2   3
     0:  10  21  11  21
     1:  21  10  21  11
     2:  11  21  10  21
     3:  21  11  21  10

 From /proc/meminfo
    MemTotal:       394818324 kB
    HugePages_Total:       0
    Hugepagesize:       2048 kB

 /sbin/tuned-adm active
     Current active profile: throughput-performance

 /sys/devices/system/cpu/cpu*/cpufreq/scaling_governor has
    performance

 From /etc/*release* /etc/*version*
    os-release:
       NAME="Red Hat Enterprise Linux"
       VERSION="8.4 (Ootpa)"
       ID="rhel"
       ID_LIKE="fedora"
       VERSION_ID="8.4"
       PLATFORM_ID="platform:el8"
       PRETTY_NAME="Red Hat Enterprise Linux 8.4 (Ootpa)"
       ANSI_COLOR="0;31"
    redhat-release: Red Hat Enterprise Linux release 8.4 (Ootpa)
```


(Continued on next page)

Platform Notes (Continued)

```
    system-release: Red Hat Enterprise Linux release 8.4 (Ootpa)
    system-release-cpe: cpe:/o:redhat:enterprise_linux:8.4:ga

  uname -a:
    Linux localhost.localdomain 4.18.0-305.el8.x86_64 #1 SMP Thu Apr 29 08:54:30 EDT 2021
    x86_64 x86_64 x86_64 GNU/Linux

  Kernel self-reported vulnerability status:

  CVE-2018-12207 (iTLB Multihit):                        KVM: Mitigation: Split huge pages
  CVE-2018-3620 (L1 Terminal Fault):                      Not affected
  Microarchitectural Data Sampling:                       Not affected
  CVE-2017-5754 (Meltdown):                               Not affected
  CVE-2018-3639 (Speculative Store Bypass):               Mitigation: Speculative Store
                                                          Bypass disabled via prctl and
                                                          seccomp
  CVE-2017-5753 (Spectre variant 1):                      Mitigation: usercopy/swapgs
                                                          barriers and __user pointer
                                                          sanitization
  CVE-2017-5715 (Spectre variant 2):                      Mitigation: Enhanced IBRS, IBPB:
                                                          conditional, RSB filling
  CVE-2020-0543 (Special Register Buffer Data Sampling): Not affected
  CVE-2019-11135 (TSX Asynchronous Abort):                Mitigation: TSX disabled

  run-level 3 Oct 28 11:50

  SPEC is set to: /mnt/ramdisk/kavya
    Filesystem     Type   Size  Used Avail Use% Mounted on
    tmpfs          tmpfs  125G  4.4G  121G   4% /mnt/ramdisk

  From /sys/devices/virtual/dmi/id
      Vendor:          Dell Inc.
      Product:         PowerEdge M640
      Product Family: PowerEdge

  Additional information from dmidecode 3.2 follows.  WARNING: Use caution when you
  interpret this section. The 'dmidecode' program reads system data which is "intended to
  allow hardware to be accurately determined", but the intent may not be met, as there are
  frequent changes to hardware, firmware, and the "DMTF SMBIOS" standard.
    Memory:
      6x 002C069D002C 36ASF4G72PZ-2G9E2 32 GB 2 rank 2933, configured at 2400
      4x 00AD00B300AD HMA84GR7CJR4N-WM 32 GB 2 rank 2933, configured at 2400
      2x 00AD063200AD HMA84GR7CJR4N-WM 32 GB 2 rank 2933, configured at 2400

  BIOS:
    BIOS Vendor:       Dell Inc.
    BIOS Version:      2.12.2
```

(Continued on next page)

Platform Notes (Continued)

```
    BIOS Date:          07/12/2021
    BIOS Revision:      2.12

  (End of data from sysinfo program)
```

Compiler Version Notes

```
==============================================================================
C       | 500.perlbench_r(peak) 557.xz_r(peak)
------------------------------------------------------------------------------
Intel(R) C Intel(R) 64 Compiler Classic for applications running on Intel(R)
  64, Version 2021.1 Build 20201112_000000
Copyright (C) 1985-2020 Intel Corporation.  All rights reserved.
------------------------------------------------------------------------------

==============================================================================
C       | 502.gcc_r(peak)
------------------------------------------------------------------------------
Intel(R) oneAPI DPC++/C++ Compiler for applications running on IA-32, Version
  2021.1 Build 20201113
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.
------------------------------------------------------------------------------

==============================================================================
C       | 500.perlbench_r(base) 502.gcc_r(base) 505.mcf_r(base, peak)
        | 525.x264_r(base, peak) 557.xz_r(base)
------------------------------------------------------------------------------
Intel(R) oneAPI DPC++/C++ Compiler for applications running on Intel(R) 64,
  Version 2021.1 Build 20201113
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.
------------------------------------------------------------------------------

==============================================================================
C       | 500.perlbench_r(peak) 557.xz_r(peak)
------------------------------------------------------------------------------
Intel(R) C Intel(R) 64 Compiler Classic for applications running on Intel(R)
  64, Version 2021.1 Build 20201112_000000
Copyright (C) 1985-2020 Intel Corporation.  All rights reserved.
------------------------------------------------------------------------------

==============================================================================
C       | 502.gcc_r(peak)
------------------------------------------------------------------------------
Intel(R) oneAPI DPC++/C++ Compiler for applications running on IA-32, Version
  2021.1 Build 20201113
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.
```

(Continued on next page)

Compiler Version Notes (Continued)

```
------------------------------------------------------------------------------

==============================================================================
C       | 500.perlbench_r(base) 502.gcc_r(base) 505.mcf_r(base, peak)
        | 525.x264_r(base, peak) 557.xz_r(base)
------------------------------------------------------------------------------
Intel(R) oneAPI DPC++/C++ Compiler for applications running on Intel(R) 64,
  Version 2021.1 Build 20201113
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.
------------------------------------------------------------------------------

==============================================================================
C       | 500.perlbench_r(peak) 557.xz_r(peak)
------------------------------------------------------------------------------
Intel(R) C Intel(R) 64 Compiler Classic for applications running on Intel(R)
  64, Version 2021.1 Build 20201112_000000
Copyright (C) 1985-2020 Intel Corporation.  All rights reserved.
------------------------------------------------------------------------------

==============================================================================
C       | 502.gcc_r(peak)
------------------------------------------------------------------------------
Intel(R) oneAPI DPC++/C++ Compiler for applications running on IA-32, Version
  2021.1 Build 20201113
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.
------------------------------------------------------------------------------

==============================================================================
C       | 500.perlbench_r(base) 502.gcc_r(base) 505.mcf_r(base, peak)
        | 525.x264_r(base, peak) 557.xz_r(base)
------------------------------------------------------------------------------
Intel(R) oneAPI DPC++/C++ Compiler for applications running on Intel(R) 64,
  Version 2021.1 Build 20201113
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.
------------------------------------------------------------------------------

==============================================================================
C++     | 520.omnetpp_r(base, peak) 523.xalancbmk_r(base, peak)
        | 531.deepsjeng_r(base, peak) 541.leela_r(base, peak)
------------------------------------------------------------------------------
Intel(R) oneAPI DPC++/C++ Compiler for applications running on Intel(R) 64,
  Version 2021.1 Build 20201113
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.
------------------------------------------------------------------------------

==============================================================================
Fortran | 548.exchange2_r(base, peak)
```

(Continued on next page)

Compiler Version Notes (Continued)

```
------------------------------------------------------------------------------
Intel(R) Fortran Intel(R) 64 Compiler Classic for applications running on
  Intel(R) 64, Version 2021.1 Build 20201112_000000
Copyright (C) 1985-2020 Intel Corporation.  All rights reserved.
------------------------------------------------------------------------------
```

Base Compiler Invocation

C benchmarks:
icx

C++ benchmarks:
icpx

Fortran benchmarks:
ifort

Base Portability Flags

500.perlbench_r: -DSPEC_LP64 -DSPEC_LINUX_X64
502.gcc_r: -DSPEC_LP64
505.mcf_r: -DSPEC_LP64
520.omnetpp_r: -DSPEC_LP64
523.xalancbmk_r: -DSPEC_LP64 -DSPEC_LINUX
525.x264_r: -DSPEC_LP64
531.deepsjeng_r: -DSPEC_LP64
541.leela_r: -DSPEC_LP64
548.exchange2_r: -DSPEC_LP64
557.xz_r: -DSPEC_LP64

Base Optimization Flags

C benchmarks:
-w -std=c11 -m64 -Wl,-z,muldefs -xCORE-AVX2 -O3 -ffast-math -flto
-mfpmath=sse -funroll-loops -qopt-mem-layout-trans=4
-mbranches-within-32B-boundaries
-L/opt/intel/oneapi/compiler/2021.1.1/linux/compiler/lib/intel64_lin
-lqkmalloc

C++ benchmarks:
-w -m64 -Wl,-z,muldefs -xCORE-AVX2 -O3 -ffast-math -flto

(Continued on next page)

Base Optimization Flags (Continued)

C++ benchmarks (continued):
-mfpmath=sse -funroll-loops -qopt-mem-layout-trans=4
-mbranches-within-32B-boundaries
-L/opt/intel/oneapi/compiler/2021.1.1/linux/compiler/lib/intel64_lin
-lqkmalloc

Fortran benchmarks:
-w -m64 -Wl,-z,muldefs -xCORE-AVX2 -O3 -ipo -no-prec-div
-qopt-mem-layout-trans=4 -nostandard-realloc-lhs -align array32byte
-auto -mbranches-within-32B-boundaries
-L/opt/intel/oneapi/compiler/2021.1.1/linux/compiler/lib/intel64_lin
-lqkmalloc

Peak Compiler Invocation

C benchmarks (except as noted below):
icx

500.perlbench_r: icc

557.xz_r: icc

C++ benchmarks:
icpx

Fortran benchmarks:
ifort

Peak Portability Flags

500.perlbench_r: -DSPEC_LP64 -DSPEC_LINUX_X64
502.gcc_r: -D_FILE_OFFSET_BITS=64
505.mcf_r: -DSPEC_LP64
520.omnetpp_r: -DSPEC_LP64
523.xalancbmk_r: -DSPEC_LP64 -DSPEC_LINUX
525.x264_r: -DSPEC_LP64
531.deepsjeng_r: -DSPEC_LP64
541.leela_r: -DSPEC_LP64
548.exchange2_r: -DSPEC_LP64
557.xz_r: -DSPEC_LP64

Peak Optimization Flags

C benchmarks:

500.perlbench_r: `-Wl,-z,muldefs -prof-gen`(pass 1) `-prof-use`(pass 2)
`-xCORE-AVX2 -ipo -O3 -no-prec-div`
`-qopt-mem-layout-trans=4 -fno-strict-overflow`
`-mbranches-within-32B-boundaries`
`-L/opt/intel/oneapi/compiler/2021.1.1/linux/compiler/lib/intel64_lin`
`-lqkmalloc`

502.gcc_r: `-m32`
`-L/opt/intel/oneapi/compiler/2021.1.1/linux/compiler/lib/ia32_lin`
`-std=gnu89 -Wl,-z,muldefs -fprofile-generate`(pass 1)
`-fprofile-use=default.profdata`(pass 2) `-xCORE-AVX2 -flto`
`-Ofast`(pass 1) `-O3 -ffast-math -qopt-mem-layout-trans=4`
`-mbranches-within-32B-boundaries`
`-L/usr/local/jemalloc32-5.0.1/lib -ljemalloc`

505.mcf_r: `basepeak = yes`

525.x264_r: `-w -std=c11 -m64 -Wl,-z,muldefs -xCORE-AVX2 -flto -O3`
`-ffast-math -qopt-mem-layout-trans=4 -fno-alias`
`-mbranches-within-32B-boundaries`
`-L/opt/intel/oneapi/compiler/2021.1.1/linux/compiler/lib/intel64_lin`
`-lqkmalloc`

557.xz_r: `-Wl,-z,muldefs -xCORE-AVX2 -ipo -O3 -no-prec-div`
`-qopt-mem-layout-trans=4 -mbranches-within-32B-boundaries`
`-L/opt/intel/oneapi/compiler/2021.1.1/linux/compiler/lib/intel64_lin`
`-lqkmalloc`

C++ benchmarks:

520.omnetpp_r: `basepeak = yes`

523.xalancbmk_r: `basepeak = yes`

531.deepsjeng_r: `basepeak = yes`

541.leela_r: `basepeak = yes`

Fortran benchmarks:

548.exchange2_r: `basepeak = yes`

The flags files that were used to format this result can be browsed at

http://www.spec.org/cpu2017/flags/Intel-ic2021-official-linux64_revA.html
http://www.spec.org/cpu2017/flags/Dell-Platform-Flags-PowerEdge-Intel-ICX-rev1.4.html

You can also download the XML flags sources by saving the following links:

http://www.spec.org/cpu2017/flags/Intel-ic2021-official-linux64_revA.xml
http://www.spec.org/cpu2017/flags/Dell-Platform-Flags-PowerEdge-Intel-ICX-rev1.4.xml

SPEC CPU and SPECrate are registered trademarks of the Standard Performance Evaluation Corporation. All other brand and product names appearing in this result are trademarks or registered trademarks of their respective holders.

For questions about this result, please contact the tester. For other inquiries, please contact info@spec.org.

Tested with SPEC CPU®2017 v1.1.8 on 2021-10-28 12:28:04-0400.
Report generated on 2021-11-24 11:16:25 by CPU2017 PS formatter v6442.
Originally published on 2021-11-23.