## SPEC CPU®2017 Integer Speed Result

**Cisco Systems**  
Cisco UCS C240 M6 (Intel Xeon Gold 5315Y, 3.20GHz)  

**SPECspeed®2017_int_base = 11.0**  
**SPECspeed®2017_int_peak = 11.2**

<table>
<thead>
<tr>
<th>CPU2017 License:</th>
<th>9019</th>
</tr>
</thead>
<tbody>
<tr>
<td>Test Sponsor:</td>
<td>Cisco Systems</td>
</tr>
<tr>
<td>Tested by:</td>
<td>Cisco Systems</td>
</tr>
<tr>
<td>Test Date:</td>
<td>Sep-2021</td>
</tr>
<tr>
<td>Hardware Avail:</td>
<td>Apr-2021</td>
</tr>
<tr>
<td>Software Avail:</td>
<td>Dec-2020</td>
</tr>
</tbody>
</table>

### Hardware

- **CPU Name:** Intel Xeon Gold 5315Y  
- **Max MHz:** 3600  
- **Nominal:** 3200  
- **Enabled:** 16 cores, 2 chips  
- **Orderable:** 1,2 Chips  
- **Cache L1:** 32 KB I + 48 KB D on chip per core  
- **L2:** 1.25 MB I+D on chip per core  
- **L3:** 12 MB I+D on chip per chip  
- **Other:** None  
- **Memory:** 2 TB (32 x 64 GB 2Rx4 PC4-3200V-R, running at 2933)  
- **Storage:** 1 x 240GB SATA SSD  
- **Other:** None

### Software

- **OS:** SUSE Linux Enterprise Server 15 SP2  
  5.3.18-22-default  
- **Compiler:** C/C++: Version 2021.1 of Intel oneAPI DPC++/C++ Compiler Build 20201113 for Linux;  
  Fortran: Version 2021.1 of Intel Fortran Compiler Classic Build 20201112 for Linux;  
  C/C++: Version 2021.1 of Intel C/C++ Compiler Classic Build 20201112 for Linux  
- **Parallel:** Yes  
- **Firmware:** Version 4.2.1d released Jul-2021  
- **File System:** btrfs  
- **System State:** Run level 3 (multi-user)  
- **Base Pointers:** 64-bit  
- **Peak Pointers:** 64-bit  
- **Other:** jemalloc memory allocator V5.0.1  
- **Power Management:** BIOS and OS set to prefer performance at the cost of additional power usage

---

### Benchmark Results

<table>
<thead>
<tr>
<th>Benchmark</th>
<th>Threads</th>
<th>SPECspeed®2017_int_base</th>
<th>SPECspeed®2017_int_peak</th>
</tr>
</thead>
<tbody>
<tr>
<td>perlbench_s</td>
<td>16</td>
<td>7.37</td>
<td>11.2</td>
</tr>
<tr>
<td>gcc_s</td>
<td>16</td>
<td>10.1</td>
<td>11.4</td>
</tr>
<tr>
<td>mcf_s</td>
<td>16</td>
<td>6.91</td>
<td></td>
</tr>
<tr>
<td>omnetpp_s</td>
<td>16</td>
<td></td>
<td></td>
</tr>
<tr>
<td>xalancbmk_s</td>
<td>16</td>
<td>13.6</td>
<td></td>
</tr>
<tr>
<td>x264_s</td>
<td>16</td>
<td>16.7</td>
<td>17.4</td>
</tr>
<tr>
<td>deepsjeng_s</td>
<td>16</td>
<td>6.06</td>
<td></td>
</tr>
<tr>
<td>leela_s</td>
<td>16</td>
<td>5.03</td>
<td></td>
</tr>
<tr>
<td>exchange2_s</td>
<td>16</td>
<td></td>
<td>20.0</td>
</tr>
<tr>
<td>xz_s</td>
<td>16</td>
<td></td>
<td>19.8</td>
</tr>
<tr>
<td></td>
<td></td>
<td>SPECspeed®2017_int_base (11.0)</td>
<td>SPECspeed®2017_int_peak (11.2)</td>
</tr>
</tbody>
</table>
## SPEC CPU®2017 Integer Speed Result

**Cisco Systems**  
Cisco UCS C240 M6 (Intel Xeon Gold 5315Y, 3.20GHz)

**CPU2017 License:** 9019  
**Test Sponsor:** Cisco Systems  
**Tested by:** Cisco Systems

### Results Table

<table>
<thead>
<tr>
<th>Benchmark</th>
<th>Threads</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Threads</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Seconds</th>
<th>Ratio</th>
</tr>
</thead>
<tbody>
<tr>
<td>600.perlbench_s</td>
<td>16</td>
<td>254</td>
<td>6.99</td>
<td>252</td>
<td>7.05</td>
<td>253</td>
<td>7.00</td>
<td>16</td>
<td>222</td>
<td>8.01</td>
</tr>
<tr>
<td>602.gcc_s</td>
<td>16</td>
<td>396</td>
<td>10.1</td>
<td>397</td>
<td>10.0</td>
<td>396</td>
<td>10.1</td>
<td>16</td>
<td>383</td>
<td>10.4</td>
</tr>
<tr>
<td>605.mcf_s</td>
<td>16</td>
<td>243</td>
<td>19.5</td>
<td>241</td>
<td>19.6</td>
<td>243</td>
<td>19.4</td>
<td>16</td>
<td>241</td>
<td>19.6</td>
</tr>
<tr>
<td>620.omnetpp_s</td>
<td>16</td>
<td>237</td>
<td>6.87</td>
<td>232</td>
<td>7.02</td>
<td>236</td>
<td>6.91</td>
<td>16</td>
<td>237</td>
<td>6.87</td>
</tr>
<tr>
<td>623.xalanchmk_s</td>
<td>16</td>
<td>105</td>
<td>13.5</td>
<td>104</td>
<td>13.6</td>
<td>104</td>
<td>13.6</td>
<td>16</td>
<td>105</td>
<td>13.5</td>
</tr>
<tr>
<td>625.x264_s</td>
<td>16</td>
<td>106</td>
<td>16.7</td>
<td>105</td>
<td>16.8</td>
<td>106</td>
<td>16.7</td>
<td>16</td>
<td>101</td>
<td>17.4</td>
</tr>
<tr>
<td>631.deepsjeng_s</td>
<td>16</td>
<td>237</td>
<td>6.05</td>
<td>236</td>
<td>6.07</td>
<td>236</td>
<td>6.06</td>
<td>16</td>
<td>237</td>
<td>6.05</td>
</tr>
<tr>
<td>641.leela_s</td>
<td>16</td>
<td>339</td>
<td>5.03</td>
<td>339</td>
<td>5.03</td>
<td>339</td>
<td>5.03</td>
<td>16</td>
<td>339</td>
<td>5.03</td>
</tr>
<tr>
<td>648.exchange2_s</td>
<td>16</td>
<td>147</td>
<td>19.9</td>
<td>147</td>
<td>20.0</td>
<td>147</td>
<td>20.0</td>
<td>16</td>
<td>147</td>
<td>19.9</td>
</tr>
<tr>
<td>657.xz_s</td>
<td>16</td>
<td>312</td>
<td>19.8</td>
<td>314</td>
<td>19.7</td>
<td>312</td>
<td>19.8</td>
<td>16</td>
<td>312</td>
<td>19.8</td>
</tr>
</tbody>
</table>

**SPECspeed®2017_int_base = 11.0**  
**SPECspeed®2017_int_peak = 11.2**

### Submit Notes

The numactl mechanism was used to bind copies to processors. The config file option 's was used to generate numactl commands to bind each copy to a specific processor. For details, please see the config file.

### Operating System Notes

Stack size set to unlimited using "ulimit -s unlimited"

### Environment Variables Notes

Environment variables set by runcpu before the start of the run:
- KMP_AFFINITY = "granularity=fine,scatter"
- LD_LIBRARY_PATH = "/home/cpu2017/lib/intel64:/home/cpu2017/je5.0.1-64"
- MALLOC_CONF = "retain:true"
- OMP_STACKSIZE = "192M"

### General Notes

Binaries compiled on a system with 1x Intel Core i9-7940X CPU + 64GB RAM memory using openSUSE Leap 15.2
Transparent Huge Pages enabled by default
Prior to runcpu invocation
Filesystem page cache synced and cleared with:
```
sync; echo 3 > /proc/sys/vm/drop_caches
```
runcpu command invoked through numactl i.e.:
Cisco Systems
Cisco UCS C240 M6 (Intel Xeon Gold 5315Y, 3.20GHz)

SPECspeed®2017_int_base = 11.0
SPECspeed®2017_int_peak = 11.2

CPU2017 License: 9019  
Test Sponsor: Cisco Systems  
Tested by: Cisco Systems  
Test Date: Sep-2021  
Hardware Availability: Apr-2021  
Software Availability: Dec-2020  

General Notes (Continued)

numactl --interleave=all runcpu <etc>
NA: The test sponsor attests, as of date of publication, that CVE-2017-5754 (Meltdown) is mitigated in the system as tested and documented.
Yes: The test sponsor attests, as of date of publication, that CVE-2017-5753 (Spectre variant 1) is mitigated in the system as tested and documented.
Yes: The test sponsor attests, as of date of publication, that CVE-2017-5715 (Spectre variant 2) is mitigated in the system as tested and documented.

jemalloc, a general purpose malloc implementation
built with the RedHat Enterprise 7.5, and the system compiler gcc 4.8.5

Platform Notes

BIOS Settings:
Intel Hyper-Threading Technology set to Disabled
DCU Streamer Prefetch set to Disabled
LLC Dead Line set to Disabled
Memory Refresh Rate set to 1x Refresh
ADDDC Sparing set to Disabled
Patrol Scrub set to Disabled
Enhanced CPU performance set to Auto
Processor C6 Report set to Enabled

Sysinfo program /home/cpu2017/bin/sysinfo
Rev: r6622 of 2021-04-07 982a61ec0915b55891ef0e16acfc64d running on install Wed Sep 8 11:59:56 2021

SUT (System Under Test) info as seen by some common utilities.
For more information on this section, see
https://www.spec.org/cpu2017/Docs/config.html#sysinfo

From /proc/cpuinfo
model name : Intel(R) Xeon(R) Gold 5315Y CPU @ 3.20GHz
  2 "physical id"s (chips)
  16 "processors"
cores, siblings (Caution: counting these is hw and system dependent. The following excerpts from /proc/cpuinfo might not be reliable. Use with caution.)
cpu cores : 8
siblings : 8
physical 0: cores 0 1 2 3 4 5 6 7
physical 1: cores 0 1 2 3 4 5 6 7

From lscpu from util-linux 2.33.1:
Architecture: x86_64
CPU op-mode(s): 32-bit, 64-bit
Byte Order: Little Endian

(Continued on next page)
Cisco Systems
Cisco UCS C240 M6 (Intel Xeon Gold 5315Y, 3.20GHz)

<table>
<thead>
<tr>
<th>SPECspeed®2017_int_base = 11.0</th>
<th>SPECspeed®2017_int_peak = 11.2</th>
</tr>
</thead>
</table>

**CPU2017 License:** 9019  
**Test Sponsor:** Cisco Systems  
**Tested by:** Cisco Systems

<table>
<thead>
<tr>
<th>Test Date:</th>
<th>Sep-2021</th>
</tr>
</thead>
<tbody>
<tr>
<td>Hardware Availability:</td>
<td>Apr-2021</td>
</tr>
<tr>
<td>Software Availability:</td>
<td>Dec-2020</td>
</tr>
</tbody>
</table>

**Platform Notes (Continued)**

- **Address sizes:** 46 bits physical, 57 bits virtual
- **CPU(s):** 16
- **On-line CPU(s) list:** 0-15
- **Thread(s) per core:** 1
- **Core(s) per socket:** 8
- **Socket(s):** 2
- **NUMA node(s):** 2
- **Vendor ID:** GenuineIntel
- **CPU family:** 6
- **Model:** 106
- **Model name:** Intel(R) Xeon(R) Gold 5315Y CPU @ 3.20GHz
- **Stepping:** 6
- **CPU MHz:** 1848.203
- **CPU max MHz:** 3600.0000
- **CPU min MHz:** 800.0000
- **BogoMIPS:** 6400.00
- **Virtualization:** VT-x
- **L1d cache:** 48K
- **L1i cache:** 32K
- **L2 cache:** 1280K
- **L3 cache:** 12288K
- **NUMA node0 CPU(s):** 0-7
- **NUMA nodel CPU(s):** 8-15

**Flags:**
- fpu vme de pse tsc msr pae mce cx8 apic sep mtrr pge mca cmov pat pse36 clflush dts acpi mmx fxsr sse sse2 ss ht tm pbe syscall nx pdpe1gb rdtscp lm constant_tsc arch_perfmon pebs bts rep_good nopl xtopology nonstop_tsc cpuid aperfmperf pni pclmulqdq dtes64 monitor ds_cpl vmx smx est tm2 ssse3 sdbg fma cx16 xtrp pdcm pcid dca sse4_1 sse4_2 x2apic movpopcnt aes f16c rdrand lahf_lm abm 3dnowprefetch cpuid_fault epb cat_l3 invpcid_single ssbd mba ibrs ibrs enhanced tpr_shadow vnmi flexpriority ept vpid ept_ad fsbgbase tsc_adjust bmi1 hle avx2 smep bmi2 erms invpcid rtm cqm rdt_a avx512f avx512dq rdseed adx smap avx512ifma clflushopt clwb intel_pt avx512cd sha_hni avx512bw avx512vl xsaveopt xsavec xsaveprec xsaves cqm_llc cqm_occupa_llc cqm_mbms_total cqm_mbms_local wbnoinvd dtmerr ida arat pln pts hwp hwp_act_window hwp_ept hwp_pkg_req avx512vmbi umip pku ospke avx512_vmbi2 gfni vaes vpcmtdq avx512_vnni avx512_bitalg tme avx512_vpopcntdq la57 rdpid md_clear pconfug flush_lid arch_capabilities

/proccpuinfo cache data
- cache size : 12288 KB

From numactl --hardware
- WARNING: a numactl 'node' might or might not correspond to a physical chip.
- available: 2 nodes (0-1)
- node 0 cpus: 0 1 2 3 4 5 6 7
- node 0 size: 1031782 MB
- node 0 free: 1031306 MB

(Continued on next page)
Platform Notes (Continued)

node 1 cpus: 8 9 10 11 12 13 14 15
node 1 size: 1032152 MB
node 1 free: 1031707 MB
node distances:
node 0 1
  0: 10 20
  1: 20 10

From /proc/meminfo
MemTotal: 2113469264 kB
HugePages_Total: 0
Hugepagesize: 2048 kB

/sys/devices/system/cpu/cpu*/cpufreq/scaling_governor has performance

From /etc/*release* /etc/*version*
NAME="SLES"
VERSION="15-SP2"
VERSION_ID="15.2"
PRETTY_NAME="SUSE Linux Enterprise Server 15 SP2"
ID="sles"
ID_LIKE="suse"
ANSI_COLOR="0;32"
CPE_NAME="cpe:/o:suse:sles:15:sp2"

uname -a:
Linux install 5.3.18-22-default #1 SMP Wed Jun 3 12:16:43 UTC 2020 (720aeba) x86_64
x86_64 x86_64 GNU/Linux

Kernel self-reported vulnerability status:

CVE-2018-12207 (iTLB Multihit):
  Not affected
CVE-2018-3620 (L1 Terminal Fault):
  Not affected
Microarchitectural Data Sampling:
  Not affected
CVE-2017-5754 (Meltdown):
  Mitigation: Speculative Store Bypass disabled via prctl and seccomp
CVE-2018-3639 (Speculative Store Bypass):
  Mitigation: usercopy/swapgs barriers and __user pointer sanitization
CVE-2017-5753 (Spectre variant 1):
  Mitigation: Enhanced IBRS, IBPB: conditional, RSB filling
CVE-2017-5715 (Spectre variant 2):
CVE-2020-0543 (Special Register Buffer Data Sampling):
  Not affected
CVE-2019-11135 (TSX Asynchronous Abort):
  Not affected

(Continued on next page)
SPEC CPU®2017 Integer Speed Result

Cisco Systems
Cisco UCS C240 M6 (Intel Xeon Gold 5315Y, 3.20GHz)

SPECspeed®2017_int_base = 11.0
SPECspeed®2017_int_peak = 11.2

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Tested by: Cisco Systems

Test Date: Sep-2021
Hardware Availability: Apr-2021
Software Availability: Dec-2020

Platform Notes (Continued)

run-level 3 Sep 8 11:15

SPEC is set to: /home/cpu2017
Filesystem Type Size Used Avail Use% Mounted on
/dev/sda2 btrfs 222G 20G 202G 9% /home

From /sys/devices/virtual/dmi/id
Vendor: Cisco Systems Inc
Product: UCSC-C240-M6SX
Serial: WZP24440K0A

Additional information from dmidecode 3.2 follows. WARNING: Use caution when you interpret this section. The 'dmidecode' program reads system data which is "intended to allow hardware to be accurately determined", but the intent may not be met, as there are frequent changes to hardware, firmware, and the "DMTF SMBIOS" standard.
Memory:
  32x 0xCE00 M393A8G40AB2-CWE 64 GB 2 rank 3200, configured at 2933

BIOS:
  BIOS Vendor: Cisco Systems, Inc.
  BIOS Version: C240M6.4.2.1d.0.0730210924
  BIOS Date: 07/30/2021
  BIOS Revision: 5.22

(End of data from sysinfo program)

Compiler Version Notes

==============================================================================
C       | 600.perlbench_s(peak)
==============================================================================
Intel(R) C Intel(R) 64 Compiler Classic for applications running on Intel(R) 64, Version 2021.1 Build 20201112_000000
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

==============================================================================
C       | 600.perlbench_s(base) 602.gcc_s(base, peak) 605.mcf_s(base, peak)
625.x264_s(base, peak) 657.xz_s(base, peak)
==============================================================================
Intel(R) oneAPI DPC++/C++ Compiler for applications running on Intel(R) 64, Version 2021.1 Build 20201113
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

(Continued on next page)
## Cisco Systems
Cisco UCS C240 M6 (Intel Xeon Gold 5315Y, 3.20GHz)

<table>
<thead>
<tr>
<th>SPECspeed®2017_int_base</th>
<th>11.0</th>
</tr>
</thead>
<tbody>
<tr>
<td>SPECspeed®2017_int_peak</td>
<td>11.2</td>
</tr>
</tbody>
</table>

**CPU2017 License:** 9019  
**Test Sponsor:** Cisco Systems  
**Tested by:** Cisco Systems  
**Test Date:** Sep-2021  
**Hardware Availability:** Apr-2021  
**Software Availability:** Dec-2020

### Compiler Version Notes (Continued)

<table>
<thead>
<tr>
<th>Compiler</th>
<th>Benchmark(s)</th>
</tr>
</thead>
<tbody>
<tr>
<td>C</td>
<td>600.perlbench_s(peak)</td>
</tr>
</tbody>
</table>
| Intel(R) C Intel(R) 64 Compiler Classic for applications running on Intel(R) 64, Version 2021.1 Build 20201112_000000  
Copyright (C) 1985-2020 Intel Corporation. All rights reserved. |
| C | 600.perlbench_s(base) 602.gcc_s(base, peak) 605.mcf_s(base, peak) 625.x264_s(base, peak) 657.xz_s(base, peak) |
| Intel(R) oneAPI DPC++/C++ Compiler for applications running on Intel(R) 64, Version 2021.1 Build 20201113  
Copyright (C) 1985-2020 Intel Corporation. All rights reserved. |
| C++ | 620.omnetpp_s(base, peak) 623.xalancbmk_s(base, peak) 631.deepsjeng_s(base, peak) 641.leela_s(base, peak) |
| Intel(R) oneAPI DPC++/C++ Compiler for applications running on Intel(R) 64, Version 2021.1 Build 20201113  
Copyright (C) 1985-2020 Intel Corporation. All rights reserved. |
| Fortran | 648.exchange2_s(base, peak) |
| Intel(R) Fortran Intel(R) 64 Compiler Classic for applications running on Intel(R) 64, Version 2021.1 Build 20201112_000000  
Copyright (C) 1985-2020 Intel Corporation. All rights reserved. |

### Base Compiler Invocation

**C benchmarks:**  
- icx

**C++ benchmarks:**  
- icpx

**Fortran benchmarks:**  
- ifort
Cisco Systems
Cisco UCS C240 M6 (Intel Xeon Gold 5315Y, 3.20GHz)

SPECspeed®2017_int_base = 11.0
SPECspeed®2017_int_peak = 11.2

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Tested by: Cisco Systems

Test Date: Sep-2021
Hardware Availability: Apr-2021
Software Availability: Dec-2020

Base Portability Flags

600.perlbench_s: -DSPEC_LP64 -DSPEC_LINUX_X64
602.gcc_s: -DSPEC_LP64
605.mcf_s: -DSPEC_LP64
620.omnetpp_s: -DSPEC_LP64
623.xalancbmk_s: -DSPEC_LP64 -DSPEC_LINUX
625.x264_s: -DSPEC_LP64
631.deepsjeng_s: -DSPEC_LP64
641.leela_s: -DSPEC_LP64
648.exchange2_s: -DSPEC_LP64
657.xz_s: -DSPEC_LP64

Base Optimization Flags

C benchmarks:
-DSPEC_OPENMP -std=c11 -m64 -fopenmp -Wl,-z,muldefs -xCORE-AVX512
-O3 -ffast-math -flto -mfpmath=sse -funroll-loops
-qopt-mem-layout-trans=4 -mbranches-within-32B-boundaries
-L/usr/local/jemalloc64-5.0.1/lib -ljemalloc

C++ benchmarks:
-DSPEC_OPENMP -m64 -Wl,-z,muldefs -xCORE-AVX512 -O3 -ffast-math
-flto -mfpmath=sse -funroll-loops -qopt-mem-layout-trans=4
-mbranches-within-32B-boundaries
-L/opt/intel/oneapi/compiler/2021.1.1/linux/compiler/lib/intel64_lin/
-lqkmalloc

Fortran benchmarks:
-m64 -xCORE-AVX512 -O3 -ipo -no-prec-div -qopt-mem-layout-trans=4
-nostandard-realloc-lhs -align array32byte -auto
-mbranches-within-32B-boundaries

Peak Compiler Invocation

C benchmarks (except as noted below):
icx

600.perlbench_s: icc

C++ benchmarks:
icpx

(Continued on next page)
Cisco Systems
Cisco UCS C240 M6 (Intel Xeon Gold 5315Y, 3.20GHz)

SPECspeed®2017_int_base = 11.0
SPECspeed®2017_int_peak = 11.2

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Tested by: Cisco Systems

Test Date: Sep-2021
Hardware Availability: Apr-2021
Software Availability: Dec-2020

Peak Compiler Invocation (Continued)

Fortran benchmarks:
ifort

Peak Portability Flags
Same as Base Portability Flags

Peak Optimization Flags

C benchmarks:

600.perlbench_s: -Wl,-z,muldefs -prof-gen(pass 1) -prof-use(pass 2)
-xCORE-AVX512 -ipo -O3 -no-prec-div
-qopt-mem-layout-trans=4 -fno-strict-overflow
-mbranches-within-32B-boundaries
-L/usr/local/jemalloc64-5.0.1/lib -ljemALLOC

602.gcc_s: -m64 -std=c11 -Wl,-z,muldefs -fprofile-generate(pass 1)
-fprofile-use=default.profdata(pass 2) -xCORE-AVX512 -flto
-Ofast(pass 1) -O3 -ffast-math -qopt-mem-layout-trans=4
-mbranches-within-32B-boundaries
-L/usr/local/jemalloc64-5.0.1/lib -ljemALLOC

605.mcf_s: basepeak = yes

625.x264_s: -DSPEC_OPENMP -fiopenmp -std=c11 -m64 -Wl,-z,muldefs
-xCORE-AVX512 -flto -O3 -ffast-math
-qopt-mem-layout-trans=4 -fno-alias
-mbranches-within-32B-boundaries
-L/usr/local/jemalloc64-5.0.1/lib -ljemALLOC

657.xz_s: basepeak = yes

C++ benchmarks:

620.omnetpp_s: basepeak = yes

623.xalancbmk_s: basepeak = yes

631.deepsjeng_s: basepeak = yes

(Continued on next page)
Cisco Systems
Cisco UCS C240 M6 (Intel Xeon Gold 5315Y, 3.20GHz)

<table>
<thead>
<tr>
<th>CPU2017 License: 9019</th>
<th>Test Date: Sep-2021</th>
</tr>
</thead>
<tbody>
<tr>
<td>Test Sponsor: Cisco Systems</td>
<td>Hardware Availability: Apr-2021</td>
</tr>
<tr>
<td>Tested by: Cisco Systems</td>
<td>Software Availability: Dec-2020</td>
</tr>
</tbody>
</table>

| SPECspeed®2017_int_base = 11.0 |
| SPECspeed®2017_int_peak = 11.2 |

Peak Optimization Flags (Continued)

641.leela_s: basepeak = yes

Fortran benchmarks:

648.exchange2_s: basepeak = yes

The flags files that were used to format this result can be browsed at

You can also download the XML flags sources by saving the following links:
http://www.spec.org/cpu2017/flags/Intel-ic2021-official-linux64_revA.xml

SPEC CPU and SPECspeed are registered trademarks of the Standard Performance Evaluation Corporation. All other brand and product names appearing in this result are trademarks or registered trademarks of their respective holders.

For questions about this result, please contact the tester. For other inquiries, please contact info@spec.org.

Tested with SPEC CPU®2017 v1.1.8 on 2021-09-08 14:59:56-0400.
Report generated on 2021-09-29 12:30:24 by CPU2017 PDF formatter v6442.
Originally published on 2021-09-28.