



# SPEC CPU®2017 Integer Rate Result

Copyright 2017-2021 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS B200 M6 (Intel Xeon Gold 6312U,  
2.40GHz)

**SPECrate®2017\_int\_base = 173**

**SPECrate®2017\_int\_peak = 179**

CPU2017 License: 9019


**Test Date:** Sep-2021

**Test Sponsor:** Cisco Systems

**Hardware Availability:** Apr-2021

**Tested by:** Cisco Systems

**Software Availability:** Dec-2020



### Hardware

CPU Name: Intel Xeon Gold 6312U  
 Max MHz: 3600  
 Nominal: 2400  
 Enabled: 24 cores, 1 chip, 2 threads/core  
 Orderable: 1 Chip  
 Cache L1: 32 KB I + 48 KB D on chip per core  
 L2: 1.25 MB I+D on chip per core  
 L3: 36 MB I+D on chip per chip  
 Other: None  
 Memory: 512 GB (8 x 64 GB 2Rx4 PC4-3200V-R)  
 Storage: 1 x 240 GB M.2 SSD SATA  
 Other: None

### OS:

SUSE Linux Enterprise Server 15 SP2  
5.3.18-22-default

### Compiler:

C/C++: Version 2021.1 of Intel oneAPI DPC++/C++  
Compiler Build 20201113 for Linux;  
Fortran: Version 2021.1 of Intel Fortran Compiler  
Classic Build 20201112 for Linux;

C/C++: Version 2021.1 of Intel C/C++ Compiler

Classic Build 20201112 for Linux

### Parallel:

No

### Firmware:

Version 4.2.1d released Jul-2021

### File System:

btrfs

### System State:

Run level 3 (multi-user)

### Base Pointers:

64-bit

### Peak Pointers:

32/64-bit

### Other:

jemalloc memory allocator V5.0.1

Power Management: BIOS and OS set to prefer performance at the cost of additional power usage



# SPEC CPU®2017 Integer Rate Result

Copyright 2017-2021 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS B200 M6 (Intel Xeon Gold 6312U,  
2.40GHz)

**SPECrate®2017\_int\_base = 173**

**SPECrate®2017\_int\_peak = 179**

CPU2017 License: 9019

Test Date: Sep-2021

Test Sponsor: Cisco Systems

Hardware Availability: Apr-2021

Tested by: Cisco Systems

Software Availability: Dec-2020

## Results Table

Benchmark	Base							Peak						
	Copies	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio	Copies	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio
500.perlbench_r	48	658	116	<b>661</b>	<b>116</b>	661	116	48	567	135	<b>566</b>	<b>135</b>	566	135
502.gcc_r	48	486	140	488	139	<b>487</b>	<b>140</b>	48	<b>418</b>	<b>162</b>	419	162	417	163
505.mcf_r	48	271	287	273	285	<b>272</b>	<b>286</b>	48	271	287	273	285	<b>272</b>	<b>286</b>
520.omnetpp_r	48	580	109	581	108	<b>580</b>	<b>109</b>	48	580	109	581	108	<b>580</b>	<b>109</b>
523.xalancbmk_r	48	234	217	235	216	<b>234</b>	<b>216</b>	48	234	217	235	216	<b>234</b>	<b>216</b>
525.x264_r	48	240	350	240	350	<b>240</b>	<b>350</b>	48	<b>230</b>	<b>366</b>	229	367	230	365
531.deepsjeng_r	48	406	136	407	135	<b>406</b>	<b>136</b>	48	406	136	407	135	<b>406</b>	<b>136</b>
541.leela_r	48	<b>598</b>	<b>133</b>	596	133	601	132	48	<b>598</b>	<b>133</b>	596	133	601	132
548.exchange2_r	48	<b>344</b>	<b>366</b>	344	366	344	366	48	<b>344</b>	<b>366</b>	344	366	344	366
557.xz_r	48	543	95.5	544	95.3	<b>543</b>	<b>95.5</b>	48	<b>538</b>	<b>96.3</b>	536	96.7	540	96.1

**SPECrate®2017\_int\_base = 173**

**SPECrate®2017\_int\_peak = 179**

Results appear in the order in which they were run. Bold underlined text indicates a median measurement.

## Submit Notes

The numactl mechanism was used to bind copies to processors. The config file option 'submit' was used to generate numactl commands to bind each copy to a specific processor. For details, please see the config file.

## Operating System Notes

Stack size set to unlimited using "ulimit -s unlimited"

## Environment Variables Notes

Environment variables set by runcpu before the start of the run:

```
LD_LIBRARY_PATH =
  "/home/cpu2017/lib/intel64:/home/cpu2017/lib/ia32:/home/cpu2017/jet5.0.1-
  32"
MALLOC_CONF = "retain:true"
```

## General Notes

Binaries compiled on a system with 1x Intel Core i9-7940X CPU + 64GB RAM memory using openSUSE Leap 15.2

Transparent Huge Pages enabled by default

Prior to runcpu invocation

Filesystem page cache synced and cleared with:

```
sync; echo 3 > /proc/sys/vm/drop_caches
```

runcpu command invoked through numactl i.e.:

(Continued on next page)



# SPEC CPU®2017 Integer Rate Result

Copyright 2017-2021 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS B200 M6 (Intel Xeon Gold 6312U,  
2.40GHz)

SPECCrate®2017\_int\_base = 173

SPECCrate®2017\_int\_peak = 179

CPU2017 License: 9019

Test Date: Sep-2021

Test Sponsor: Cisco Systems

Hardware Availability: Apr-2021

Tested by: Cisco Systems

Software Availability: Dec-2020

## General Notes (Continued)

```
numactl --interleave=all runcpu <etc>
NA: The test sponsor attests, as of date of publication, that CVE-2017-5754 (Meltdown)
is mitigated in the system as tested and documented.
Yes: The test sponsor attests, as of date of publication, that CVE-2017-5753 (Spectre variant 1)
is mitigated in the system as tested and documented.
Yes: The test sponsor attests, as of date of publication, that CVE-2017-5715 (Spectre variant 2)
is mitigated in the system as tested and documented.
jemalloc, a general purpose malloc implementation
built with the RedHat Enterprise 7.5, and the system compiler gcc 4.8.5
sources available from jemalloc.net or https://github.com/jemalloc/jemalloc/releases
```

## Platform Notes

### BIOS Settings:

Adjacent Cache Line Prefetcher set to Disabled  
DCU Streamer Prefetch set to Disabled  
LLC Dead Line set to Disabled  
Memory Refresh Rate set to 1x Refresh  
Sub NUMA Clustering set to Enabled  
Energy Efficient Turbo set to Enabled  
Patrol Scrub set to Disabled  
Processor C6 Report set to Enabled

```
Sysinfo program /home/cpu2017/bin/sysinfo
Rev: r6622 of 2021-04-07 982a61ec0915b55891ef0e16acafcc64d
running on localhost Wed Sep 8 21:08:47 2021
```

SUT (System Under Test) info as seen by some common utilities.

For more information on this section, see

<https://www.spec.org/cpu2017/Docs/config.html#sysinfo>

From /proc/cpuinfo

```
model name : Intel(R) Xeon(R) Gold 6312U CPU @ 2.40GHz
  1 "physical id"s (chips)
  48 "processors"
cores, siblings (Caution: counting these is hw and system dependent. The following
excerpts from /proc/cpuinfo might not be reliable. Use with caution.)
  cpu cores : 24
  siblings   : 48
  physical 0: cores 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23
```

From lscpu from util-linux 2.33.1:

```
Architecture:          x86_64
CPU op-mode(s):        32-bit, 64-bit
Byte Order:            Little Endian
Address sizes:         46 bits physical, 57 bits virtual
```

(Continued on next page)



# SPEC CPU®2017 Integer Rate Result

Copyright 2017-2021 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS B200 M6 (Intel Xeon Gold 6312U,  
2.40GHz)

SPECrate®2017\_int\_base = 173

SPECrate®2017\_int\_peak = 179

CPU2017 License: 9019

Test Date: Sep-2021

Test Sponsor: Cisco Systems

Hardware Availability: Apr-2021

Tested by: Cisco Systems

Software Availability: Dec-2020

## Platform Notes (Continued)

CPU(s): 48  
On-line CPU(s) list: 0-47  
Thread(s) per core: 2  
Core(s) per socket: 24  
Socket(s): 1  
NUMA node(s): 2  
Vendor ID: GenuineIntel  
CPU family: 6  
Model: 106  
Model name: Intel(R) Xeon(R) Gold 6312U CPU @ 2.40GHz  
Stepping: 6  
CPU MHz: 1688.297  
CPU max MHz: 3600.0000  
CPU min MHz: 800.0000  
BogoMIPS: 4800.00  
Virtualization: VT-x  
L1d cache: 48K  
L1i cache: 32K  
L2 cache: 1280K  
L3 cache: 36864K  
NUMA node0 CPU(s): 0-11,24-35  
NUMA node1 CPU(s): 12-23,36-47  
Flags: fpu vme de pse tsc msr pae mce cx8 apic sep mtrr pge mca cmov pat pse36 clflush dts acpi mmx fxsr sse sse2 ss ht tm pbe syscall nx pdpe1gb rdtscp lm constant\_tsc art arch\_perfmon pebs bts rep\_good nopl xtopology nonstop\_tsc cpuid aperf mperf pni pclmulqdq dtes64 monitor ds\_cpl vmx smx est tm2 ssse3 sdbg fma cx16 xtpr pdcm pcid dca sse4\_1 sse4\_2 x2apic movbe popcnt tsc\_deadline\_timer aes xsave avx f16c rdrand lahf\_lm abm 3dnowprefetch cpuid\_fault epb cat\_l3 invpcid\_single ssbd mba ibrs ibpb stibp ibrs\_enhanced tpr\_shadow vnmi flexpriority ept vpid ept\_ad fsgsbase tsc\_adjust bmi1 hle avx2 smep bmi2 erms invpcid rtm cqm rdt\_a avx512f avx512dq rdseed adx smap avx512ifma clflushopt clwb intel\_pt avx512cd sha\_ni avx512bw avx512vl xsaveopt xsavec xgetbv1 xsaves cqm\_llc cqm\_occup\_llc cqm\_mbm\_total cqm\_mbm\_local wbnoinvd dtherm ida arat pln pts hwp hwp\_act\_window hwp\_epp hwp\_pkg\_req avx512vbmi umip pkru ospke avx512\_vbmi2 gfni vaes vpclmulqdq avx512\_vnni avx512\_bitalg tme avx512\_vpocntdq la57 rdpid md\_clear pconfig flush\_lld arch\_capabilities

/proc/cpuinfo cache data  
cache size : 36864 KB

From numactl --hardware  
WARNING: a numactl 'node' might or might not correspond to a physical chip.  
available: 2 nodes (0-1)  
node 0 cpus: 0 1 2 3 4 5 6 7 8 9 10 11 24 25 26 27 28 29 30 31 32 33 34 35  
node 0 size: 257564 MB  
node 0 free: 257112 MB  
node 1 cpus: 12 13 14 15 16 17 18 19 20 21 22 23 36 37 38 39 40 41 42 43 44 45 46 47

(Continued on next page)



# SPEC CPU®2017 Integer Rate Result

Copyright 2017-2021 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS B200 M6 (Intel Xeon Gold 6312U,  
2.40GHz)

SPECrate®2017\_int\_base = 173

SPECrate®2017\_int\_peak = 179

CPU2017 License: 9019

Test Date: Sep-2021

Test Sponsor: Cisco Systems

Hardware Availability: Apr-2021

Tested by: Cisco Systems

Software Availability: Dec-2020

## Platform Notes (Continued)

```
node 1 size: 257728 MB
node 1 free: 257334 MB
node distances:
node   0   1
 0: 10 11
 1: 11 10

From /proc/meminfo
MemTotal:      527660216 kB
HugePages_Total:        0
Hugepagesize:     2048 kB

/sys/devices/system/cpu/cpu*/cpufreq/scaling_governor has
performance

From /etc/*release* /etc/*version*
os-release:
NAME="SLES"
VERSION="15-SP2"
VERSION_ID="15.2"
PRETTY_NAME="SUSE Linux Enterprise Server 15 SP2"
ID="sles"
ID_LIKE="suse"
ANSI_COLOR="0;32"
CPE_NAME="cpe:/o:suse:sles:15:sp2"

uname -a:
Linux localhost 5.3.18-22-default #1 SMP Wed Jun 3 12:16:43 UTC 2020 (720aeба) x86_64
x86_64 x86_64 GNU/Linux

Kernel self-reported vulnerability status:

CVE-2018-12207 (iTLB Multihit): Not affected
CVE-2018-3620 (L1 Terminal Fault): Not affected
Microarchitectural Data Sampling: Not affected
CVE-2017-5754 (Meltdown): Not affected
CVE-2018-3639 (Speculative Store Bypass): Mitigation: Speculative Store
Bypass disabled via prctl and
seccomp

CVE-2017-5753 (Spectre variant 1): Mitigation: usercopy/swaps
barriers and __user pointer
sanitization

CVE-2017-5715 (Spectre variant 2): Mitigation: Enhanced IBRS, IBPB:
conditional, RSB filling

CVE-2020-0543 (Special Register Buffer Data Sampling): Not affected
CVE-2019-11135 (TSX Asynchronous Abort): Not affected
```

(Continued on next page)



# SPEC CPU®2017 Integer Rate Result

Copyright 2017-2021 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS B200 M6 (Intel Xeon Gold 6312U,  
2.40GHz)

SPECrate®2017\_int\_base = 173

SPECrate®2017\_int\_peak = 179

CPU2017 License: 9019

Test Date: Sep-2021

Test Sponsor: Cisco Systems

Hardware Availability: Apr-2021

Tested by: Cisco Systems

Software Availability: Dec-2020

## Platform Notes (Continued)

run-level 3 Sep 8 21:07

SPEC is set to: /home/cpu2017

Filesystem	Type	Size	Used	Avail	Use%	Mounted on
/dev/sda2	btrfs	222G	9.1G	212G	5%	/home

From /sys/devices/virtual/dmi/id

Vendor:	Cisco Systems Inc
Product:	UCSB-B200-M6
Serial:	FCH24097576

Additional information from dmidecode 3.2 follows. WARNING: Use caution when you interpret this section. The 'dmidecode' program reads system data which is "intended to allow hardware to be accurately determined", but the intent may not be met, as there are frequent changes to hardware, firmware, and the "DMTF SMBIOS" standard.

Memory:

8x	0xCE00	M393A8G40AB2-CWE	64 GB	2 rank	3200
24x	NO DIMM	NO DIMM			

BIOS:

BIOS Vendor:	Cisco Systems, Inc.
BIOS Version:	B200M6.4.2.1d.0.0730210924
BIOS Date:	07/30/2021
BIOS Revision:	5.22

(End of data from sysinfo program)

## Compiler Version Notes

=====

C | 500.perlbench\_r(peak) 557.xz\_r(peak)

=====

Intel(R) C Intel(R) 64 Compiler Classic for applications running on Intel(R)  
64, Version 2021.1 Build 20201112\_000000  
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

=====

=====

C | 502.gcc\_r(peak)

=====

Intel(R) oneAPI DPC++/C++ Compiler for applications running on IA-32, Version  
2021.1 Build 20201113  
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

=====

(Continued on next page)



# SPEC CPU®2017 Integer Rate Result

Copyright 2017-2021 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS B200 M6 (Intel Xeon Gold 6312U,  
2.40GHz)

SPECrate®2017\_int\_base = 173

SPECrate®2017\_int\_peak = 179

CPU2017 License: 9019

Test Date: Sep-2021

Test Sponsor: Cisco Systems

Hardware Availability: Apr-2021

Tested by: Cisco Systems

Software Availability: Dec-2020

## Compiler Version Notes (Continued)

C | 500.perlbench\_r(base) 502.gcc\_r(base) 505.mcf\_r(base, peak)  
| 525.x264\_r(base, peak) 557.xz\_r(base)

-----  
Intel(R) oneAPI DPC++/C++ Compiler for applications running on Intel(R) 64,  
Version 2021.1 Build 20201113  
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

=====

C | 500.perlbench\_r(peak) 557.xz\_r(peak)

-----  
Intel(R) C Intel(R) 64 Compiler Classic for applications running on Intel(R)  
64, Version 2021.1 Build 20201112\_000000  
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

=====

C | 502.gcc\_r(peak)

-----  
Intel(R) oneAPI DPC++/C++ Compiler for applications running on IA-32, Version  
2021.1 Build 20201113  
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

=====

C | 500.perlbench\_r(base) 502.gcc\_r(base) 505.mcf\_r(base, peak)  
| 525.x264\_r(base, peak) 557.xz\_r(base)

-----  
Intel(R) oneAPI DPC++/C++ Compiler for applications running on Intel(R) 64,  
Version 2021.1 Build 20201113  
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

=====

C | 500.perlbench\_r(peak) 557.xz\_r(peak)

-----  
Intel(R) C Intel(R) 64 Compiler Classic for applications running on Intel(R)  
64, Version 2021.1 Build 20201112\_000000  
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

=====

C | 502.gcc\_r(peak)

-----  
Intel(R) oneAPI DPC++/C++ Compiler for applications running on IA-32, Version  
2021.1 Build 20201113  
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

(Continued on next page)



# SPEC CPU®2017 Integer Rate Result

Copyright 2017-2021 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS B200 M6 (Intel Xeon Gold 6312U,  
2.40GHz)

CPU2017 License: 9019

Test Sponsor: Cisco Systems

Tested by: Cisco Systems

SPECrate®2017\_int\_base = 173

SPECrate®2017\_int\_peak = 179

Test Date: Sep-2021

Hardware Availability: Apr-2021

Software Availability: Dec-2020

## Compiler Version Notes (Continued)

```
=====
C      | 500.perlbench_r(base) 502.gcc_r(base) 505.mcf_r(base, peak)
      | 525.x264_r(base, peak) 557.xz_r(base)
```

```
=====
Intel(R) oneAPI DPC++/C++ Compiler for applications running on Intel(R) 64,
Version 2021.1 Build 20201113
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.
```

```
=====
C++     | 520.omnetpp_r(base, peak) 523.xalancbmk_r(base, peak)
      | 531.deepsjeng_r(base, peak) 541.leela_r(base, peak)
```

```
=====
Intel(R) oneAPI DPC++/C++ Compiler for applications running on Intel(R) 64,
Version 2021.1 Build 20201113
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.
```

```
=====
Fortran | 548.exchange2_r(base, peak)
```

```
=====
Intel(R) Fortran Intel(R) 64 Compiler Classic for applications running on
Intel(R) 64, Version 2021.1 Build 20201112_000000
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.
```

## Base Compiler Invocation

C benchmarks:

icx

C++ benchmarks:

icpx

Fortran benchmarks:

ifort

## Base Portability Flags

500.perlbench\_r: -DSPEC\_LP64 -DSPEC\_LINUX\_X64  
502.gcc\_r: -DSPEC\_LP64

(Continued on next page)



# SPEC CPU®2017 Integer Rate Result

Copyright 2017-2021 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS B200 M6 (Intel Xeon Gold 6312U,  
2.40GHz)

SPECrate®2017\_int\_base = 173

SPECrate®2017\_int\_peak = 179

CPU2017 License: 9019

Test Date: Sep-2021

Test Sponsor: Cisco Systems

Hardware Availability: Apr-2021

Tested by: Cisco Systems

Software Availability: Dec-2020

## Base Portability Flags (Continued)

```
505.mcf_r: -DSPEC_LP64  
520.omnetpp_r: -DSPEC_LP64  
523.xalancbmk_r: -DSPEC_LP64 -DSPEC_LINUX  
525.x264_r: -DSPEC_LP64  
531.deepsjeng_r: -DSPEC_LP64  
541.leela_r: -DSPEC_LP64  
548.exchange2_r: -DSPEC_LP64  
557.xz_r: -DSPEC_LP64
```

## Base Optimization Flags

C benchmarks:

```
-w -std=c11 -m64 -Wl,-z,muldefs -xCORE-AVX512 -O3 -ffast-math  
-flto -mfpmath=sse -funroll-loops -qopt-mem-layout-trans=4  
-mbranches-within-32B-boundaries  
-L/opt/intel/oneapi/compiler/2021.1.1/linux/compiler/lib/intel64_lin  
-lqkmalloc
```

C++ benchmarks:

```
-w -m64 -Wl,-z,muldefs -xCORE-AVX512 -O3 -ffast-math -flto  
-mfpmath=sse -funroll-loops -qopt-mem-layout-trans=4  
-mbranches-within-32B-boundaries  
-L/opt/intel/oneapi/compiler/2021.1.1/linux/compiler/lib/intel64_lin  
-lqkmalloc
```

Fortran benchmarks:

```
-w -m64 -Wl,-z,muldefs -xCORE-AVX512 -O3 -ipo -no-prec-div  
-qopt-mem-layout-trans=4 -nostandard-realloc-lhs -align array32byte  
-auto -mbranches-within-32B-boundaries  
-L/opt/intel/oneapi/compiler/2021.1.1/linux/compiler/lib/intel64_lin  
-lqkmalloc
```

## Peak Compiler Invocation

C benchmarks (except as noted below):

icx

500.perlbench\_r: icc

557.xz\_r: icc

(Continued on next page)



# SPEC CPU®2017 Integer Rate Result

Copyright 2017-2021 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS B200 M6 (Intel Xeon Gold 6312U,  
2.40GHz)

CPU2017 License: 9019

Test Sponsor: Cisco Systems

Tested by: Cisco Systems

SPECrate®2017\_int\_base = 173

SPECrate®2017\_int\_peak = 179

Test Date: Sep-2021

Hardware Availability: Apr-2021

Software Availability: Dec-2020

## Peak Compiler Invocation (Continued)

C++ benchmarks:

icpx

Fortran benchmarks:

ifort

## Peak Portability Flags

500.perlbench\_r: -DSPEC\_LP64 -DSPEC\_LINUX\_X64  
502.gcc\_r: -D\_FILE\_OFFSET\_BITS=64  
505.mcf\_r: -DSPEC\_LP64  
520.omnetpp\_r: -DSPEC\_LP64  
523.xalancbmk\_r: -DSPEC\_LP64 -DSPEC\_LINUX  
525.x264\_r: -DSPEC\_LP64  
531.deepsjeng\_r: -DSPEC\_LP64  
541.leela\_r: -DSPEC\_LP64  
548.exchange2\_r: -DSPEC\_LP64  
557.xz\_r: -DSPEC\_LP64

## Peak Optimization Flags

C benchmarks:

500.perlbench\_r: -Wl,-z,muldefs -prof-gen(pass 1) -prof-use(pass 2)  
-xCORE-AVX512 -ipo -O3 -no-prec-div  
-qopt-mem-layout-trans=4 -fno-strict-overflow  
-mbranches-within-32B-boundaries  
-L/opt/intel/oneapi/compiler/2021.1.1/linux/compiler/lib/intel64\_lin  
-lqkmalloc  
  
502.gcc\_r: -m32  
-L/opt/intel/oneapi/compiler/2021.1.1/linux/compiler/lib/ia32\_lin  
-std=gnu89 -Wl,-z,muldefs -fprofile-generate(pass 1)  
-fprofile-use=default.profdata(pass 2) -xCORE-AVX512 -flto  
-Ofast(pass 1) -O3 -ffast-math -qopt-mem-layout-trans=4  
-mbranches-within-32B-boundaries  
-L/usr/local/jemalloc32-5.0.1/lib -ljemalloc  
  
505.mcf\_r: basepeak = yes  
  
525.x264\_r: -w -std=c11 -m64 -Wl,-z,muldefs -xCORE-AVX512 -flto  
-O3 -ffast-math -qopt-mem-layout-trans=4 -fno-alias

(Continued on next page)



# SPEC CPU®2017 Integer Rate Result

Copyright 2017-2021 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS B200 M6 (Intel Xeon Gold 6312U,  
2.40GHz)

SPECCrate®2017\_int\_base = 173

SPECCrate®2017\_int\_peak = 179

CPU2017 License: 9019

Test Date: Sep-2021

Test Sponsor: Cisco Systems

Hardware Availability: Apr-2021

Tested by: Cisco Systems

Software Availability: Dec-2020

## Peak Optimization Flags (Continued)

525.x264\_r (continued):

```
-mbranches-within-32B-boundaries  
-L/opt/intel/oneapi/compiler/2021.1.1/linux/compiler/lib/intel64_lin  
-lqkmalloc
```

557.xz\_r: -Wl,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div

```
-qopt-mem-layout-trans=4 -mbranches-within-32B-boundaries  
-L/opt/intel/oneapi/compiler/2021.1.1/linux/compiler/lib/intel64_lin  
-lqkmalloc
```

C++ benchmarks:

520.omnetpp\_r: basepeak = yes

523.xalancbmk\_r: basepeak = yes

531.deepsjeng\_r: basepeak = yes

541.leela\_r: basepeak = yes

Fortran benchmarks:

548.exchange2\_r: basepeak = yes

The flags files that were used to format this result can be browsed at

[http://www.spec.org/cpu2017/flags/Intel-ic2021-official-linux64\\_revA.html](http://www.spec.org/cpu2017/flags/Intel-ic2021-official-linux64_revA.html)  
<http://www.spec.org/cpu2017/flags/Cisco-Platform-Settings-V1.0-ICX-revG.html>

You can also download the XML flags sources by saving the following links:

[http://www.spec.org/cpu2017/flags/Intel-ic2021-official-linux64\\_revA.xml](http://www.spec.org/cpu2017/flags/Intel-ic2021-official-linux64_revA.xml)  
<http://www.spec.org/cpu2017/flags/Cisco-Platform-Settings-V1.0-ICX-revG.xml>

SPEC CPU and SPECCrate are registered trademarks of the Standard Performance Evaluation Corporation. All other brand and product names appearing in this result are trademarks or registered trademarks of their respective holders.

For questions about this result, please contact the tester. For other inquiries, please contact [info@spec.org](mailto:info@spec.org).

Tested with SPEC CPU®2017 v1.1.8 on 2021-09-09 00:08:47-0400.

Report generated on 2021-09-29 12:24:50 by CPU2017 PDF formatter v6442.

Originally published on 2021-09-28.