SPEC CPU®2017 Integer Rate Result

Copyright 2017-2021 Standard Performance Evaluation Corporation

Tyrone Systems
(Test Sponsor: Netweb Pte Ltd)
Tyrone Camarero SDI100A3TB-26
(2.80 GHz, Intel Xeon Gold 6342)

SPECrate®2017_int_base = 329
SPECrate®2017_int_peak = 343

Test Sponsor: Netweb Pte Ltd
Test Date: Aug-2021
Hardware Availability: Apr-2021
Software Availability: Jun-2021

CPU2017 License: 006042
Tested by: Tyrone Systems

<table>
<thead>
<tr>
<th>Copies</th>
<th>SPECrate®2017_int_base</th>
<th>SPECrate®2017_int_peak</th>
</tr>
</thead>
<tbody>
<tr>
<td>500.perlbench_r</td>
<td>297</td>
<td>343</td>
</tr>
<tr>
<td>502.gcc_r</td>
<td>250</td>
<td></td>
</tr>
<tr>
<td>505.mcf_r</td>
<td>563</td>
<td></td>
</tr>
<tr>
<td>520.omnetpp_r</td>
<td>185</td>
<td>256</td>
</tr>
<tr>
<td>523.xalancbmk_r</td>
<td>416</td>
<td></td>
</tr>
<tr>
<td>525.x264_r</td>
<td>761</td>
<td></td>
</tr>
<tr>
<td>531.deepsjeng_r</td>
<td>790</td>
<td></td>
</tr>
<tr>
<td>541.leela_r</td>
<td>563</td>
<td></td>
</tr>
<tr>
<td>548.exchange2_r</td>
<td>286</td>
<td></td>
</tr>
<tr>
<td>557.xz_r</td>
<td>139</td>
<td>147</td>
</tr>
</tbody>
</table>

Software

OS: CentOS Linux release 8.4.2105
Kernel 4.18.0-305.3.1.el8.x86_64
Compiler: C/C++, Version 2021.1 of Intel oneAPI DPC++/C++
Compiler Build 20201113 for Linux;
Fortran: Version 2021.1 of Intel Fortran Compiler
Classic Build 20201112 for Linux;
C/C++: Version 2021.1 of Intel C/C++ Compiler
Classic Build 20201112 for Linux
Parallel: No
Firmware: Version 1.1a released Jun-2021
File System: xfs
System State: Run level 3 (multi-user)
Base Pointers: 64-bit
Peak Pointers: 32/64-bit
Other: jemalloc memory allocator V5.0.1
Power Management: BIOS set to prefer performance at the cost of additional power usage.

Hardware

CPU Name: Intel Xeon Gold 6342
Max MHz: 3500
Nominal: 2800
Enabled: 48 cores, 2 chips, 2 threads/core
Orderable: 1.2 Chips
Cache L1: 32 KB I + 48 KB D on chip per core
L2: 1.25 MB I+D on chip per core
L3: 36 MB I+D on chip per chip
Other: None
Memory: 256 GB (16 x 16 GB 1Rx4 PC4-3200AA-R)
Storage: 1 x 480 GB SATA SSD
Other: None

Page 1 Standard Performance Evaluation Corporation (info@spec.org) https://www.spec.org/
**Results Table**

<table>
<thead>
<tr>
<th>Benchmark</th>
<th>Copies</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Copies</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Seconds</th>
<th>Ratio</th>
</tr>
</thead>
<tbody>
<tr>
<td>500.perlbench_r</td>
<td>96</td>
<td>599</td>
<td>255</td>
<td>597</td>
<td>256</td>
<td>598</td>
<td>256</td>
<td>96</td>
<td>515</td>
<td>297</td>
<td>515</td>
<td>297</td>
<td>516</td>
<td>296</td>
</tr>
<tr>
<td>502.gcc_r</td>
<td>96</td>
<td>723</td>
<td>188</td>
<td>727</td>
<td>187</td>
<td>708</td>
<td>192</td>
<td>96</td>
<td>533</td>
<td>255</td>
<td>554</td>
<td>245</td>
<td>544</td>
<td>250</td>
</tr>
<tr>
<td>505.mcf_r</td>
<td>96</td>
<td>275</td>
<td>563</td>
<td>276</td>
<td>563</td>
<td>278</td>
<td>558</td>
<td>96</td>
<td>275</td>
<td>563</td>
<td>276</td>
<td>563</td>
<td>278</td>
<td>558</td>
</tr>
<tr>
<td>520.omnetpp_r</td>
<td>96</td>
<td>681</td>
<td>185</td>
<td>682</td>
<td>185</td>
<td>682</td>
<td>185</td>
<td>96</td>
<td>681</td>
<td>185</td>
<td>682</td>
<td>185</td>
<td>682</td>
<td>185</td>
</tr>
<tr>
<td>523.xalancbmk_r</td>
<td>96</td>
<td>250</td>
<td>406</td>
<td>243</td>
<td>416</td>
<td>233</td>
<td>436</td>
<td>96</td>
<td>250</td>
<td>406</td>
<td>243</td>
<td>416</td>
<td>233</td>
<td>436</td>
</tr>
<tr>
<td>525.x264_r</td>
<td>96</td>
<td>222</td>
<td>758</td>
<td>221</td>
<td>761</td>
<td>221</td>
<td>761</td>
<td>96</td>
<td>211</td>
<td>796</td>
<td>213</td>
<td>789</td>
<td>213</td>
<td>790</td>
</tr>
<tr>
<td>531.deepsjeng_r</td>
<td>96</td>
<td>386</td>
<td>285</td>
<td>385</td>
<td>286</td>
<td>384</td>
<td>287</td>
<td>96</td>
<td>386</td>
<td>285</td>
<td>385</td>
<td>286</td>
<td>384</td>
<td>287</td>
</tr>
<tr>
<td>541.leela_r</td>
<td>96</td>
<td>555</td>
<td>286</td>
<td>554</td>
<td>287</td>
<td>556</td>
<td>286</td>
<td>96</td>
<td>555</td>
<td>286</td>
<td>554</td>
<td>287</td>
<td>556</td>
<td>286</td>
</tr>
<tr>
<td>548.exchange2_r</td>
<td>96</td>
<td>322</td>
<td>782</td>
<td>323</td>
<td>780</td>
<td>322</td>
<td>782</td>
<td>96</td>
<td>322</td>
<td>782</td>
<td>323</td>
<td>780</td>
<td>322</td>
<td>782</td>
</tr>
<tr>
<td>557.xz_r</td>
<td>96</td>
<td>711</td>
<td>146</td>
<td>704</td>
<td>147</td>
<td>704</td>
<td>147</td>
<td>96</td>
<td>746</td>
<td>139</td>
<td>747</td>
<td>139</td>
<td>747</td>
<td>139</td>
</tr>
</tbody>
</table>

**Submit Notes**

The numactl mechanism was used to bind copies to processors. The config file option 'submit' was used to generate numactl commands to bind each copy to a specific processor. For details, please see the config file.

**Operating System Notes**

Stack size set to unlimited using "ulimit -s unlimited"

**Environment Variables Notes**

Environment variables set by runcpu before the start of the run:

```
LD_LIBRARY_PATH = 
"/home/cpu2017/lib/intel64:/home/cpu2017/lib/ia32:/home/cpu2017/je5.0.1-32"
MALLOC_CONF = "retain:true"
```

**General Notes**

Binaries compiled locally by Netweb
Transparent Huge Pages enabled by default
Prior to runcpu invocation
Filesystem page cache synced and cleared with:
```
sync; echo 3> /proc/sys/vm/drop_caches
```
runcpu command invoked through numactl i.e.:

(Continued on next page)
Tyrone Systems
(Test Sponsor: Netweb Pte Ltd)
Tyrone Camarero SDI100A3TB-26
(2.80 GHz, Intel Xeon Gold 6342)

SPECrate®2017_int_base = 329
SPECrate®2017_int_peak = 343

General Notes (Continued)

numactl --interleave=all runcpu <etc>

Yes: The test sponsor attests, as of date of publication, that CVE-2017-5715 (Spectre variant 2) is mitigated in the system as tested and documented.
Yes: The test sponsor attests, as of date of publication, that CVE-2017-5753 (Spectre variant 1) is mitigated in the system as tested and documented.
NA: The test sponsor attests, as of date of publication, that CVE-2017-5754 (Meltdown) is mitigated in the system as tested and documented.

Platform Notes

BIOS Settings:
Power Technology set to Custom
Power Performance Tuning set to BIOS Controls EPB
ENERGY_PERF_BIAS_CFG mode set to Performance
LLC Dead Line Alloc set to Disable

Sysinfo program /home/cpu2017/bin/sysinfo
Rev: r6622 of 2021-04-07 982a61ec0915b55891ef0e16acaf64d
running on spec-6342 Sun Aug 22 10:38:13 2021

SUT (System Under Test) info as seen by some common utilities. For more information on this section, see https://www.spec.org/cpu2017/Docs/config.html#sysinfo

From /proc/cpuinfo
model name : Intel(R) Xeon(R) Gold 6342 CPU @ 2.80GHz
   2 "physical id"s (chips)
   96 "processors"
cores, siblings (Caution: counting these is hw and system dependent. The following excerpts from /proc/cpuinfo might not be reliable. Use with caution.)
cpu cores : 24
siblings : 48
physical 0: cores 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23
physical 1: cores 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23

From lscpu from util-linux 2.32.1:
Architecture: x86_64
CPU op-mode(s): 32-bit, 64-bit
Byte Order: Little Endian
CPU(s): 96
On-line CPU(s) list: 0-95
Thread(s) per core: 2

(Continued on next page)
Platform Notes (Continued)

Core(s) per socket: 24
Socket(s): 2
NUMA node(s): 2
Vendor ID: GenuineIntel
BIOS Vendor ID: Intel(R) Corporation
CPU family: 6
Model: 106
Model name: Intel(R) Xeon(R) Gold 6342 CPU @ 2.80GHz
BIOS Model name: Intel(R) Xeon(R) Gold 6342 CPU @ 2.80GHz
Stepping: 6
CPU MHz: 2021.994
CPU max MHz: 3500.0000
CPU min MHz: 800.0000
BogoMIPS: 5600.00
Virtualization: VT-x
L1d cache: 48K
L1i cache: 32K
L2 cache: 1280K
L3 cache: 36864K
NUMA node0 CPU(s): 0-23, 48-71
NUMA node1 CPU(s): 24-47, 72-95

Flags: fpu vme de pse tsc msr pae mce cx8 apic sep mtrr pge mca cmov
pat pse36 clflush dts acpi mmx fxsr sse sse2 ss ht tm pbe syscall nx pdpe1gb rdtscp
lm constant_tsc art arch_perfmon pebs bts rep_good nopl xtopology nonstop_tsc cpuid
aperfmperf pni pclmulqdq dtes64 monitor ds_cpl vmx smx est tm2 ssse3 sdbg fma cx16
xptr pdcm pcid dca sse4_1 sse4_2 x2apic movbe popcnt tsc_deadline_timer aes xsave
avx f16c rdrand lahf_lm abm 3dnowprefetch cpuid_fault epb cat_l3 invpcid_single
intel_pbinv ssbd mba ibrs ibpb ibrs enabled tpr_shadow vmi flexpriority ept
vpid ept_ad fsgsbase tsc_adjunct bmi1 hle avx2 smep bmi2 erms invpcid cpq rdt_a
avx512f avx512dq rdseed adx smap avx512ifma clflushopt clwb intel_pt avx512cd sha ni
avx512bw avx512vl xsaveopt xsaves xsaveopt xsave xsetbv1 xsaveopt xsaveopt xsave xsaveopt
avx512_vega gfn vaes vpcmimldqv avx512_vni avx512_bitalg tme
avx512_vpopcntdq la57 rdpid fsmr md_clear pconfig flush_l1d arch_capabilities

From numactl --hardware
WARNING: a numactl 'node' might or might not correspond to a physical chip.
available: 2 nodes (0-1)
node 0 cpus: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 48 49 50 51
52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71
node 0 size: 128603 MB
node 0 free: 20528 MB
node 1 cpus: 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 72
73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95

(Continued on next page)
### Platform Notes (Continued)

node 1 size: 128974 MB
node 1 free: 120185 MB
node distances:
  node 0 1
  0:  10  20
  1:  20  10

From /proc/meminfo
  MemTotal:       263759376 kB
  HugePages_Total:       0
  Hugepagesize:       2048 kB

/sbin/tuned-adm active
  Current active profile: throughput-performance

/sys/devices/system/cpu/cpu*/cpufreq/scaling_governor has performance

From /etc/*release* /etc/*version*
centos-release: CentOS Linux release 8.4.2105
centos-release-upstream: Derived from Red Hat Enterprise Linux 8.4
os-release:
  NAME="CentOS Linux"
  VERSION="8"
  ID="centos"
  ID_LIKE="rhel fedora"
  VERSION_ID="8"
  PLATFORM_ID="platform:el8"
  PRETTY_NAME="CentOS Linux 8"
  ANSI_COLOR="0;31"
redhat-release: CentOS Linux release 8.4.2105
system-release: CentOS Linux release 8.4.2105
system-release-cpe: cpe:/o:centos:centos:8

uname -a:
Linux spec-6342 4.18.0-305.3.1.el8.x86_64 #1 SMP Tue Jun 1 16:14:33 UTC 2021 x86_64 x86_64 GNU/Linux

Kernel self-reported vulnerability status:

CVE-2018-12207 (iTLB Multihit): Not affected
CVE-2018-3620 (L1 Terminal Fault): Not affected
Microarchitectural Data Sampling: Not affected
CVE-2017-5754 (Meltdown): Not affected
CVE-2018-3639 (Speculative Store Bypass): Mitigation: Speculative Store Bypass disabled via prctl and seccomp

(Continued on next page)
SPEC CPU®2017 Integer Rate Result

Tyrone Systems
(Test Sponsor: Netweb Pte Ltd)
Tyrone Camarero SDI100A3TB-26
(2.80 GHz, Intel Xeon Gold 6342)

SPECrate®2017_int_base = 329
SPECrate®2017_int_peak = 343

CPU2017 License: 006042
Test Sponsor: Netweb Pte Ltd
Tested by: Tyrone Systems

Platform Notes (Continued)

CVE-2017-5753 (Spectre variant 1):
Mitigation: usercopy/swapgs barriers and __user pointer sanitization

CVE-2017-5715 (Spectre variant 2):
Mitigation: Enhanced IBRS, IBPB: conditional, RSB filling

CVE-2020-0543 (Special Register Buffer Data Sampling): Not affected
CVE-2019-11135 (TSX Asynchronous Abort): Not affected

run-level 3 Jan 2 22:32
SPEC is set to: /home/cpu2017
Filesystem Type Size Used Avail Use% Mounted on
/dev/mapper/cl-home xfs 372G 71G 301G 20% /home

From /sys/devices/virtual/dmi/id
Vendor: Tyrone Systems
Product: SDI100A3TB-26
Product Family: SMC X12
Serial: 123456789

Additional information from dmidecode 3.2 follows. WARNING: Use caution when you interpret this section. The 'dmidecode' program reads system data which is "intended to allow hardware to be accurately determined", but the intent may not be met, as there are frequent changes to hardware, firmware, and the "DMTF SMBIOS" standard.
Memory:
16x Samsung M393A2K40DB3-CWE 16 GB 1 rank 3200

BIOS:
BIOS Vendor: American Megatrends International, LLC.
BIOS Version: 1.1a
BIOS Date: 06/25/2021
BIOS Revision: 5.22

(End of data from sysinfo program)

Compiler Version Notes

==============================================================================
C | 500.perlbench_r(peak) 557.xz_r(peak)
==============================================================================

Intel(R) C Intel(R) 64 Compiler Classic for applications running on Intel(R)
64, Version 2021.1 Build 20201112_000000
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

==============================================================================

(Continued on next page)
# SPEC CPU®2017 Integer Rate Result

**Tyrone Systems**  
(Test Sponsor: Netweb Pte Ltd)  
Tyrone Camarero SDI100A3TB-26  
(2.80 GHz, Intel Xeon Gold 6342)

<table>
<thead>
<tr>
<th>SPECrate®2017_int_base</th>
<th>SPECrate®2017_int_peak</th>
</tr>
</thead>
<tbody>
<tr>
<td>329</td>
<td>343</td>
</tr>
</tbody>
</table>

**CPU2017 License:** 006042  
**Test Sponsor:** Netweb Pte Ltd  
**Tested by:** Tyrone Systems  
**Test Date:** Aug-2021  
**Hardware Availability:** Apr-2021  
**Software Availability:** Jun-2021

---

## Compiler Version Notes (Continued)

<table>
<thead>
<tr>
<th>C</th>
<th>502.gcc_r(peak)</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
</tr>
</tbody>
</table>
| Intel(R) oneAPI DPC++/C++ Compiler for applications running on IA-32, Version 2021.1 Build 20201113  
Copyright (C) 1985-2020 Intel Corporation. All rights reserved. |

<table>
<thead>
<tr>
<th>C</th>
<th>500.perlbench_r(base) 502.gcc_r(base) 505.mcf_r(base, peak) 525.x264_r(base, peak) 557.xz_r(base)</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
</tr>
</tbody>
</table>
| Intel(R) oneAPI DPC++/C++ Compiler for applications running on Intel(R) 64, Version 2021.1 Build 20201113  
Copyright (C) 1985-2020 Intel Corporation. All rights reserved. |

<table>
<thead>
<tr>
<th>C</th>
<th>500.perlbench_r(peak) 557.xz_r(peak)</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
</tr>
</tbody>
</table>
| Intel(R) C Intel(R) 64 Compiler Classic for applications running on Intel(R) 64, Version 2021.1 Build 20201112_000000  
Copyright (C) 1985-2020 Intel Corporation. All rights reserved. |

<table>
<thead>
<tr>
<th>C</th>
<th>502.gcc_r(peak)</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
</tr>
</tbody>
</table>
| Intel(R) oneAPI DPC++/C++ Compiler for applications running on IA-32, Version 2021.1 Build 20201113  
Copyright (C) 1985-2020 Intel Corporation. All rights reserved. |

<table>
<thead>
<tr>
<th>C</th>
<th>500.perlbench_r(base) 502.gcc_r(base) 505.mcf_r(base, peak) 525.x264_r(base, peak) 557.xz_r(base)</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
</tr>
</tbody>
</table>
| Intel(R) oneAPI DPC++/C++ Compiler for applications running on Intel(R) 64, Version 2021.1 Build 20201113  
Copyright (C) 1985-2020 Intel Corporation. All rights reserved. |

<table>
<thead>
<tr>
<th>C</th>
<th>500.perlbench_r(peak) 557.xz_r(peak)</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
</tr>
</tbody>
</table>
| Intel(R) C Intel(R) 64 Compiler Classic for applications running on Intel(R) 64, Version 2021.1 Build 20201112_000000  
Copyright (C) 1985-2020 Intel Corporation. All rights reserved. |

(Continued on next page)
**SPEC CPU®2017 Integer Rate Result**

Copyright 2017-2021 Standard Performance Evaluation Corporation

**Tyrone Systems**  
(Test Sponsor: Netweb Pte Ltd)  
Tyrone Camarero SDI100A3TB-26  
(2.80 GHz, Intel Xeon Gold 6342)

**SPECrate®2017_int_base = 329**  
**SPECrate®2017_int_peak = 343**

<table>
<thead>
<tr>
<th>CPU2017 License: 006042</th>
<th>Test Date: Aug-2021</th>
</tr>
</thead>
<tbody>
<tr>
<td>Test Sponsor: Netweb Pte Ltd</td>
<td>Hardware Availability: Apr-2021</td>
</tr>
<tr>
<td>Tested by: Tyrone Systems</td>
<td>Software Availability: Jun-2021</td>
</tr>
</tbody>
</table>

---

**Compiler Version Notes (Continued)**

```
C       | 502.gcc_r(peak)
```

Intel(R) oneAPI DPC++/C++ Compiler for applications running on IA-32, Version 2021.1 Build 20201113  
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

```
C       | 500.perlbench_r(base) 502.gcc_r(base) 505.mcf_r(base, peak)  
         | 525.x264_r(base, peak) 557.xz_r(base)
```

Intel(R) oneAPI DPC++/C++ Compiler for applications running on Intel(R) 64, Version 2021.1 Build 20201113  
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

```
C++     | 520.omnetpp_r(base, peak) 523.xalancbmk_r(base, peak)  
         | 531.deepsjeng_r(base, peak) 541.leela_r(base, peak)
```

Intel(R) oneAPI DPC++/C++ Compiler for applications running on Intel(R) 64, Version 2021.1 Build 20201113  
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

```
Fortran | 548.exchange2_r(base, peak)
```

Intel(R) Fortran Intel(R) 64 Compiler Classic for applications running on Intel(R) 64, Version 2021.1 Build 20201112_000000  
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

---

**Base Compiler Invocation**

C benchmarks:  
icx

C++ benchmarks:  
icpx

Fortran benchmarks:  
ifort
SPEC CPU®2017 Integer Rate Result

Tyrone Systems
(Test Sponsor: Netweb Pte Ltd)
Tyrone Camarero SDI100A3TB-26
(2.80 GHz, Intel Xeon Gold 6342)

SPECrate®2017_int_base = 329
SPECrate®2017_int_peak = 343

CPU2017 License: 006042
Test Sponsor: Netweb Pte Ltd
Tested by: Tyrone Systems

Base Portability Flags

500.perlbench_r: -DSPEC_LP64 -DSPEC_LINUX_X64
502.gcc_r: -DSPEC_LP64
505.mcf_r: -DSPEC_LP64
520.omnetpp_r: -DSPEC_LP64
523.xalancbmk_r: -DSPEC_LP64 -DSPEC_LINUX
525.x264_r: -DSPEC_LP64
531.deepsjeng_r: -DSPEC_LP64
541.leela_r: -DSPEC_LP64
548.exchange2_r: -DSPEC_LP64
557.xz_r: -DSPEC_LP64

Base Optimization Flags

C benchmarks:
- w -std=c11 -m64 -Wl,-z,muldefs -xCORE-AVX512 -O3 -ffast-math
- flto -mfpmath=sse -funroll-loops -qopt-mem-layout-trans=4
- mbranches-within-32B-boundaries
- L/opt/intel/oneapi/compiler/2021.1.1/linux/compiler/lib/intel64_lin
- lqkmalloc

C++ benchmarks:
- w -m64 -Wl,-z,muldefs -xCORE-AVX512 -O3 -ffast-math -flto
- mfpmath=sse -funroll-loops -qopt-mem-layout-trans=4
- mbranches-within-32B-boundaries
- L/opt/intel/oneapi/compiler/2021.1.1/linux/compiler/lib/intel64_lin
- lqkmalloc

Fortran benchmarks:
- w -m64 -Wl,-z,muldefs -xCORE-AVX512 -O3 -ipo -no-prec-div
- qopt-mem-layout-trans=4 -nostandard-realloc-lhs -align array32byte
- auto -mbranches-within-32B-boundaries
- L/opt/intel/oneapi/compiler/2021.1.1/linux/compiler/lib/intel64_lin
- lqkmalloc

Peak Compiler Invocation

C benchmarks (except as noted below):
ic

500.perlbench_r: icc

(Continued on next page)
Tyrone Systems
(Test Sponsor: Netweb Pte Ltd)
Tyrone Camarero SDI100A3TB-26
(2.80 GHz, Intel Xeon Gold 6342)

CPU2017 License: 006042
Test Sponsor: Netweb Pte Ltd
Tested by: Tyrone Systems

SPECrater®2017_int_base = 329
SPECrater®2017_int_peak = 343

Test Date: Aug-2021
Hardware Availability: Apr-2021
Software Availability: Jun-2021

Peak Compiler Invocation (Continued)

557.xz_r: icc
C++ benchmarks:
icpx
Fortran benchmarks:
ifort

Peak Portability Flags

500.perlbench_r: -DSPEC_LP64 -DSPEC_LINUX_X64
502.gcc_r: -D_FILE_OFFSET_BITS=64
505.mcf_r: -DSPEC_LP64
520.omnetpp_r: -DSPEC_LP64
523.xalancbmk_r: -DSPEC_LP64 -DSPEC_LINUX
525.x264_r: -DSPEC_LP64
531.deepsjeng_r: -DSPEC_LP64
541.leela_r: -DSPEC_LP64
548.exchange2_r: -DSPEC_LP64
557.xz_r: -DSPEC_LP64

Peak Optimization Flags

C benchmarks:

500.perlbench_r: -Wl,-z,muldefs -prof-gen(pass 1) -prof-use(pass 2)
-xCORE-AVX512 -ipo -O3 -no-prec-div
-qopt-mem-layout-trans=4 -fno-strict-overflow
-mbranches-within-32B-boundaries
-L/opt/intel/oneapi/compiler/2021.1.1/linux/compiler/lib/intel64_lin
-lqkmalloc

502.gcc_r: -m32
-L/opt/intel/oneapi/compiler/2021.1.1/linux/compiler/lib/ia32_lin
-std=gnu89 -Wl,-z,muldefs -fprofile-generate(pass 1)
-fprofile-use=default.profdata(pass 2) -xCORE-AVX512 -flto
-Ofast(pass 1) -O3 -ffast-math -qopt-mem-layout-trans=4
-mbranches-within-32B-boundaries
-L/usr/local/je5.0.1-32/lib -ljemalloc

505.mcf_r: basepeak = yes

(Continued on next page)
SPEC CPU®2017 Integer Rate Result

Tyrone Systems
(Test Sponsor: Netweb Pte Ltd)
Tyrone Camarero SDI100A3TB-26
(2.80 GHz, Intel Xeon Gold 6342)

SPECrate®2017_int_base = 329
SPECrate®2017_int_peak = 343

CPU2017 License: 006042
Test Sponsor: Netweb Pte Ltd
Tested by: Tyrone Systems

Test Date: Aug-2021
Hardware Availability: Apr-2021
Software Availability: Jun-2021

Peak Optimization Flags (Continued)

525.x264_r: -w -std=c11 -m64 -Wl,-z,muldefs -xCORE-AVX512 -flto
-O3 -ffast-math -qopt-mem-layout-trans=4 -fno-alias
-mbranches-within-32B-boundaries
-ipo
-L/opt/intel/oneapi/compiler/2021.1.1/linux/compiler/lib/intel64_lin
-1qkmalloc

557.xz_r: -Wl,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div
-qopt-mem-layout-trans=4 -mbranches-within-32B-boundaries
-L/opt/intel/oneapi/compiler/2021.1.1/linux/compiler/lib/intel64_lin
-1qkmalloc

C++ benchmarks:
520.omnetpp_r: basepeak = yes
523.xalancbmk_r: basepeak = yes
531.deepsjeng_r: basepeak = yes
541.leela_r: basepeak = yes

Fortran benchmarks:
548.exchange2_r: basepeak = yes

The flags files that were used to format this result can be browsed at
http://www.spec.org/cpu2017/flags/Tyrone-Platform-Settings-V1.2-CLX-revI.html

You can also download the XML flags sources by saving the following links:
http://www.spec.org/cpu2017/flags/Intel-ic2021-official-linux64_revA.xml
http://www.spec.org/cpu2017/flags/Tyrone-Platform-Settings-V1.2-CLX-revI.xml

SPEC CPU and SPECrate are registered trademarks of the Standard Performance Evaluation Corporation. All other brand and product names appearing in this result are trademarks or registered trademarks of their respective holders.

For questions about this result, please contact the tester. For other inquiries, please contact info@spec.org.

Tested with SPEC CPU®2017 v1.1.8 on 2021-08-22 10:38:12-0400.
Report generated on 2021-09-21 16:18:17 by CPU2017 PDF formatter v6442.
Originally published on 2021-09-21.