## SPEC CPU®2017 Floating Point Rate Result

### Cisco Systems

Cisco UCS C240 M6 (Intel Xeon Platinum 8352Y, 2.20GHz)

<table>
<thead>
<tr>
<th>SPECrate®2017_fp_base</th>
<th>402</th>
</tr>
</thead>
<tbody>
<tr>
<td>SPECrate®2017_fp_peak</td>
<td>Not Run</td>
</tr>
</tbody>
</table>

**CPU2017 License:** 9019  
**Test Sponsor:** Cisco Systems  
**Tested by:** Cisco Systems  
**Test Date:** Aug-2021

**Hardware Availability:** Apr-2021  
**Software Availability:** Dec-2020

### Copies

<table>
<thead>
<tr>
<th>Specification</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>503.bwaves_r</td>
<td>128</td>
</tr>
<tr>
<td>507.cactuBSSN_r</td>
<td>128</td>
</tr>
<tr>
<td>508.namd_r</td>
<td>128</td>
</tr>
<tr>
<td>510.parest_r</td>
<td>128</td>
</tr>
<tr>
<td>511.povray_r</td>
<td>128</td>
</tr>
<tr>
<td>519.lbm_r</td>
<td>128</td>
</tr>
<tr>
<td>521.wrf_r</td>
<td>128</td>
</tr>
<tr>
<td>526.blender_r</td>
<td>128</td>
</tr>
<tr>
<td>527.cam4_r</td>
<td>128</td>
</tr>
<tr>
<td>538.imagick_r</td>
<td>128</td>
</tr>
<tr>
<td>544.nab_r</td>
<td>128</td>
</tr>
<tr>
<td>549.fotonik3d_r</td>
<td>128</td>
</tr>
<tr>
<td>554.roms_r</td>
<td>128</td>
</tr>
</tbody>
</table>

### Copies (SPECrate®2017_fp_base (402))

<table>
<thead>
<tr>
<th>Specification</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>503.bwaves_r</td>
<td>724</td>
</tr>
<tr>
<td>507.cactuBSSN_r</td>
<td>558</td>
</tr>
<tr>
<td>508.namd_r</td>
<td>327</td>
</tr>
<tr>
<td>510.parest_r</td>
<td>206</td>
</tr>
<tr>
<td>511.povray_r</td>
<td>479</td>
</tr>
<tr>
<td>519.lbm_r</td>
<td>269</td>
</tr>
<tr>
<td>521.wrf_r</td>
<td>345</td>
</tr>
<tr>
<td>526.blender_r</td>
<td>444</td>
</tr>
<tr>
<td>527.cam4_r</td>
<td>444</td>
</tr>
<tr>
<td>538.imagick_r</td>
<td>1130</td>
</tr>
<tr>
<td>544.nab_r</td>
<td>724</td>
</tr>
<tr>
<td>549.fotonik3d_r</td>
<td>230</td>
</tr>
<tr>
<td>554.roms_r</td>
<td>158</td>
</tr>
</tbody>
</table>

### Hardware

**CPU Name:** Intel Xeon Platinum 8352Y  
**Max MHz:** 3400  
**Nominal:** 2200  
**Enabled:** 64 cores, 2 chips, 2 threads/core  
**Orderable:** 1,2 Chips  
**Cache L1:** 32 KB I + 48 KB D on chip per core  
**L2:** 1.25 MB I+D on chip per core  
**L3:** 48 MB I+D on chip per chip  
**Memory:** 2 TB (32 x 64 GB 2Rx4 PC4-3200V-R)  
**Storage:** 1 x 240 GB SATA SSD  
**Other:** None

### Software

**OS:** SUSE Linux Enterprise Server 15 SP2  
**Compiler:** C/C++: Version 2021.1 of Intel oneAPI DPC++/C++ Compiler Build 20201113 for Linux; Fortran: Version 2021.1 of Intel Fortran Compiler Classic Build 20201112 for Linux  
**Parallel:** No  
**Firmware:** Version 4.2.1c released Jul-2021  
**File System:** btrfs  
**System State:** Run level 3 (multi-user)  
**Base Pointers:** 64-bit  
**Peak Pointers:** Not Applicable  
**Other:** jemalloc memory allocator V5.0.1  
**Power Management:** BIOS and OS set to prefer performance at the cost of additional power usage
Cisco Systems
Cisco UCS C240 M6 (Intel Xeon Platinum 8352Y, 2.20GHz)

SPECrate®2017_fp_base = 402
SPECrate®2017_fp_peak = Not Run

Results Table

<table>
<thead>
<tr>
<th>Benchmark</th>
<th>Copies</th>
<th>Base</th>
<th>Ratio</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Peak</th>
<th>Ratio</th>
</tr>
</thead>
<tbody>
<tr>
<td>503.bwaves_r</td>
<td>128</td>
<td>1773</td>
<td>724</td>
<td>1773</td>
<td>724</td>
<td>1774</td>
<td>724</td>
</tr>
<tr>
<td>507.cactuBSSN_r</td>
<td>128</td>
<td>290</td>
<td>559</td>
<td>291</td>
<td>557</td>
<td>290</td>
<td>558</td>
</tr>
<tr>
<td>508.namd_r</td>
<td>128</td>
<td>370</td>
<td>328</td>
<td>372</td>
<td>326</td>
<td>372</td>
<td>327</td>
</tr>
<tr>
<td>510.parest_r</td>
<td>128</td>
<td>1617</td>
<td>207</td>
<td>1627</td>
<td>206</td>
<td>1623</td>
<td>206</td>
</tr>
<tr>
<td>511.povray_r</td>
<td>128</td>
<td>620</td>
<td>482</td>
<td>625</td>
<td>479</td>
<td>624</td>
<td>479</td>
</tr>
<tr>
<td>519.lbm_r</td>
<td>128</td>
<td>502</td>
<td>269</td>
<td>503</td>
<td>268</td>
<td>502</td>
<td>269</td>
</tr>
<tr>
<td>521.wrf_r</td>
<td>128</td>
<td>829</td>
<td>346</td>
<td>830</td>
<td>345</td>
<td>835</td>
<td>343</td>
</tr>
<tr>
<td>526.blender_r</td>
<td>128</td>
<td>440</td>
<td>444</td>
<td>439</td>
<td>444</td>
<td>439</td>
<td>444</td>
</tr>
<tr>
<td>527.cam4_r</td>
<td>128</td>
<td>510</td>
<td>439</td>
<td>504</td>
<td>444</td>
<td>504</td>
<td>444</td>
</tr>
<tr>
<td>538.imagick_r</td>
<td>128</td>
<td>283</td>
<td>1120</td>
<td>281</td>
<td>1130</td>
<td>282</td>
<td>1130</td>
</tr>
<tr>
<td>544.nab_r</td>
<td>128</td>
<td>293</td>
<td>734</td>
<td>293</td>
<td>735</td>
<td>293</td>
<td>735</td>
</tr>
<tr>
<td>549.fotonik3d_r</td>
<td>128</td>
<td>2172</td>
<td>230</td>
<td>2170</td>
<td>230</td>
<td>2168</td>
<td>230</td>
</tr>
<tr>
<td>554.roms_r</td>
<td>128</td>
<td>1288</td>
<td>158</td>
<td>1288</td>
<td>158</td>
<td>1285</td>
<td>158</td>
</tr>
</tbody>
</table>

Results appear in the order in which they were run. Bold underlined text indicates a median measurement.

Submit Notes

The numactl mechanism was used to bind copies to processors. The config file option 'submit' was used to generate numactl commands to bind each copy to a specific processor. For details, please see the config file.

Operating System Notes

Stack size set to unlimited using "ulimit -s unlimited"

Environment Variables Notes

Environment variables set by runcpu before the start of the run:
LD_LIBRARY_PATH = "/home/cpu2017/lib/intel64:/home/cpu2017/je5.0.1-64"
MALLOC_CONF = "retain:true"

General Notes

Binaries compiled on a system with 1x Intel Core i9-7940X CPU + 64GB RAM memory using openSUSE Leap 15.2
Transparent Huge Pages enabled by default
Prior to runcpu invocation
Filesystem page cache synced and cleared with:

(Continued on next page)
**General Notes (Continued)**

```bash
sync; echo 3 > /proc/sys/vm/drop_caches
runcpu command invoked through numactl i.e.:
numactl --interleave=all runcpu <etc>
```

NA: The test sponsor attests, as of date of publication, that CVE-2017-5754 (Meltdown) is mitigated in the system as tested and documented.

Yes: The test sponsor attests, as of date of publication, that CVE-2017-5753 (Spectre variant 1) is mitigated in the system as tested and documented.

Yes: The test sponsor attests, as of date of publication, that CVE-2017-5715 (Spectre variant 2) is mitigated in the system as tested and documented.


**Platform Notes**

BIOS Settings:
- Adjacent Cache Line Prefetcher set to Disabled
- DCU Streamer Prefetch set to Disabled
- Sub NUMA Clustering set to Enabled
- LLC Dead Line set to Disabled
- Memory Refresh Rate set to 1x Refresh
- ADDDC Sparing set to Disabled
- Patrol Scrub set to Disabled
- Enhanced CPU performance set to Auto
- Processor C6 Report set to Enabled

Sysinfo program /home/cpu2017/bin/sysinfo
Rev: r6622 of 2021-04-07 982a61ec0915b55891ef0e16acfc64d
running on install Sun Aug 15 19:13:52 2021

SUT (System Under Test) info as seen by some common utilities. For more information on this section, see https://www.spec.org/cpu2017/Docs/config.html#sysinfo

From /proc/cpuinfo
```markdown
model name : Intel(R) Xeon(R) Platinum 8352Y CPU @ 2.20GHz
2 "physical id"s (chips)
128 "processors"
cores, siblings (Caution: counting these is hw and system dependent. The following excerpts from /proc/cpuinfo might not be reliable. Use with caution.)
cpu cores : 32
siblings : 64
physical 0: cores 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31
physical 1: cores 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31
```

(Continued on next page)
Cisco Systems
Cisco UCS C240 M6 (Intel Xeon Platinum 8352Y, 2.20GHz)

SPEC CPU®2017 Floating Point Rate Result
Copyright 2017-2021 Standard Performance Evaluation Corporation

Cisco Systems
Cisco UCS C240 M6 (Intel Xeon Platinum 8352Y, 2.20GHz)

SPEC®2017_fp_base = 402
SPEC®2017_fp_peak = Not Run

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Test Date: Aug-2021
Tested by: Cisco Systems
Hardware Availability: Apr-2021
Software Availability: Dec-2020

Platform Notes (Continued)

From lscpu from util-linux 2.33.1:
Architecture: x86_64
CPU op-mode(s): 32-bit, 64-bit
Byte Order: Little Endian
Address sizes: 46 bits physical, 57 bits virtual
CPU(s): 128
On-line CPU(s) list: 0-127
Thread(s) per core: 2
Core(s) per socket: 32
Socket(s): 2
NUMA node(s): 4
Vendor ID: GenuineIntel
CPU family: 6
Model: 106
Model name: Intel(R) Xeon(R) Platinum 8352Y CPU @ 2.20GHz
Stepping: 6
CPU MHz: 1046.795
CPU max MHz: 3400.0000
CPU min MHz: 800.0000
BogoMIPS: 4400.00
Virtualization: VT-x
L1d cache: 48K
L1l cache: 32K
L2 cache: 1280K
L3 cache: 49152K
NUMA node0 CPU(s): 0-15,64-79
NUMA node1 CPU(s): 16-31,80-95
NUMA node2 CPU(s): 32-47,96-111
NUMA node3 CPU(s): 48-63,112-127
Flags: fpu vme de pse mce pae mce cmov pat pse36 clflush dts acpi mmx fxsr sse sse2 ss ht tm pbe syscall nx pdpe1gb rdtscp lm constant_tsc arch_perfmon pebs rep_good nopl xtopology nonstop_tsc cpuid aperfmperf pni pclmulqdq dtes64 monitor ds_cpl vmx smx est tm2 ssse3 sdbg fma cx16 xtpr pdcm pclid dca sse4_1 sse4_2 x2apic movbe popcnt tsc_deadline_timer aes xsave avx f16c rdrand lahf_lm abm 3dnowprefetch cpuid_fault epb cat_l3 invpcid_single ssbd mba ibrs ibrs_enabled ibrd tpr_shadow vmpre是非 pixcr vt-d vpid adfgsbase tsc_adjust bmi1 hle avx2 smep bmi2 erness invpcid rtm cmq rdt_a avx512f avx512dq rdseed adx smap avx512ifma clflushopt clwb intel_pt avx512cd sha ni avx512bw avx512vl xsaveopt xsaves xsavec xgetbv1 xsavec cqm_llc cqm_occup_llc cqm_mbb_total cqm_mbb_local wbnoiwvrd dtherm ida arat pln pts hwp hwp_act_window hwp_vpp hwp_vppreq avx512vfm avx512v bmi imip pku ospke avx512_vbmi2 gfni vaes vpcmnlqdq avx512_vnni avx512_bitalg tme avx512_vpopcntdq 1a57 rdpid md_clear pconfig flush_l1d arch_capabilities

/proc/cpuinfo cache data
cache size : 49152 KB

(Continued on next page)
Cisco Systems
Cisco UCS C240 M6 (Intel Xeon Platinum 8352Y, 2.20GHz)

SPECrate®2017_fp_base = 402
SPECrate®2017_fp_peak = Not Run

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Test Date: Aug-2021
CPU2017 License: 9019
Test Sponsor: Cisco Systems
Hardware Availability: Apr-2021
Software Availability: Dec-2020

Platform Notes (Continued)

From numactl --hardware
WARNING: a numactl 'node' might or might not correspond to a physical chip.
available: 4 nodes (0-3)
node 0 cpus: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 64 65 66 67 68 69 70 71 72 73 74 75
76 77 78 79
node 0 size: 515681 MB
node 0 free: 515310 MB
node 1 cpus: 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 80 81 82 83 84 85 86 87 88
89 90 91 92 93 94 95
node 1 size: 516054 MB
node 1 free: 515237 MB
node 2 cpus: 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 96 97 98 99 100 101 102
103 104 105 106 107 108 109 110 111
node 2 size: 516088 MB
node 2 free: 515778 MB
node 3 cpus: 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 112 113 114 115 116 117
118 119 120 121 122 123 124 125 126 127
node 3 size: 516084 MB
node 3 free: 515614 MB
node distances:
node 0 1 2 3
0: 10 11 20 20
1: 11 10 20 20
2: 20 20 10 11
3: 20 20 11 10

From /proc/meminfo
MemTotal: 2113442288 kB
HugePages_Total: 0
Hugepagesize: 2048 kB

/sys/devices/system/cpu/cpu*/cpufreq/scaling_governor has performance

From /etc/*release* /etc/*version*

os-release:
NAME="SLES"
VERSION="15-SP2"
VERSION_ID="15.2"
PRETTY_NAME="SUSE Linux Enterprise Server 15 SP2"
ID="sles"
ID_LIKE="suse"
ANSI_COLOR="0;32"
CPE_NAME="cpe:/o:suse:sles:15:sp2"

uname -a:

(Continued on next page)
Cisco Systems
Cisco UCS C240 M6 (Intel Xeon Platinum 8352Y, 2.20GHz)

SPECrate®2017_fp_base = 402
SPECrate®2017_fp_peak = Not Run

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Tested by: Cisco Systems

Platform Notes (Continued)

Linux install 5.3.18-22-default #1 SMP Wed Jun 3 12:16:43 UTC 2020 (720aeba) x86_64
x86_64 x86_64 GNU/Linux

Kernel self-reported vulnerability status:

CVE-2018-12207 (iTLB Multihit): Not affected
CVE-2018-3620 (L1 Terminal Fault): Not affected
Microarchitectural Data Sampling: Not affected
CVE-2017-5754 (Meltdown): Mitigation: Speculative Store Bypass disabled via prctl and seccomp
CVE-2018-3639 (Speculative Store Bypass): Mitigation: usercopy/swapgs barriers and __user pointer sanitization
CVE-2017-5753 (Spectre variant 1): Mitigation: Enhanced IBRS, IBPB: conditional, RSB filling
CVE-2017-5715 (Spectre variant 2): Not affected
CVE-2020-0543 (Special Register Buffer Data Sampling): Not affected
CVE-2019-11135 (TSX Asynchronous Abort): Not affected

run-level 3 Aug 15 19:10
SPEC is set to: /home/cpu2017

From /sys/devices/virtual/dmi/id
Vendor: Cisco Systems Inc
Product: UCSC-C240-M6S
Serial: WZP24460JDZ

Additional information from dmidecode 3.2 follows. WARNING: Use caution when you interpret this section. The 'dmidecode' program reads system data which is "intended to allow hardware to be accurately determined", but the intent may not be met, as there are frequent changes to hardware, firmware, and the "DMTF SMBIOS" standard.
Memory:
32x 0xCE00 M393A8G40AB2-CWE 64 GB 2 rank 3200

BIOS:
BIOS Vendor: Cisco Systems, Inc.
BIOS Version: C24OM6.4.2.1c.10.0723211453
BIOS Date: 07/23/2021
BIOS Revision: 5.22

(End of data from sysinfo program)
Cisco Systems
Cisco UCS C240 M6 (Intel Xeon Platinum 8352Y, 2.20GHz)

SPECraté®2017_fp_base = 402
SPECraté®2017_fp_peak = Not Run

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Tested by: Cisco Systems
Test Date: Aug-2021
Hardware Availability: Apr-2021
Software Availability: Dec-2020

Compiler Version Notes

==============================================================================
C    | 519.lbm_r(base) 538.imagick_r(base) 544.nab_r(base)
==============================================================================
Intel(R) oneAPI DPC++/C++ Compiler for applications running on Intel(R) 64, 
Version 2021.1 Build 20201113
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.
==============================================================================
C++  | 508.namd_r(base) 510.parest_r(base)
==============================================================================
Intel(R) oneAPI DPC++/C++ Compiler for applications running on Intel(R) 64, 
Version 2021.1 Build 20201113
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.
==============================================================================
C++, C  | 511.povray_r(base) 526.blender_r(base)
==============================================================================
Intel(R) oneAPI DPC++/C++ Compiler for applications running on Intel(R) 64, 
Version 2021.1 Build 20201113
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.
Intel(R) oneAPI DPC++/C++ Compiler for applications running on Intel(R) 64, 
Version 2021.1 Build 20201113
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.
Intel(R) Fortran Intel(R) 64 Compiler Classic for applications running on 
Intel(R) 64, Version 2021.1 Build 20201112_000000
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.
==============================================================================
C++, C, Fortran | 507.cactuBSSN_r(base)
==============================================================================
Intel(R) oneAPI DPC++/C++ Compiler for applications running on Intel(R) 64, 
Version 2021.1 Build 20201113
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.
Intel(R) oneAPI DPC++/C++ Compiler for applications running on Intel(R) 64, 
Version 2021.1 Build 20201113
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.
Intel(R) Fortran Intel(R) 64 Compiler Classic for applications running on 
Intel(R) 64, Version 2021.1 Build 20201112_000000
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.
==============================================================================
Fortran  | 503.bwaves_r(base) 549.fotonik3d_r(base) 554.roms_r(base)
==============================================================================
Intel(R) Fortran Intel(R) 64 Compiler Classic for applications running on 
Intel(R) 64, Version 2021.1 Build 20201112_000000
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

(Continued on next page)
Cisco Systems
Cisco UCS C240 M6 (Intel Xeon Platinum 8352Y, 2.20GHz)

SPECrated®2017_fp_base = 402
SPECrated®2017_fp_peak = Not Run

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Tested by: Cisco Systems

Test Date: Aug-2021
Hardware Availability: Apr-2021
Software Availability: Dec-2020

Compiler Version Notes (Continued)

==============================================================================
Fortran, C      | 521.wrf_r(base) 527.cam4_r(base)
==============================================================================

Intel(R) Fortran Intel(R) 64 Compiler Classic for applications running on
Intel(R) 64, Version 2021.1 Build 20201112_000000
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.
Intel(R) oneAPI DPC++/C++ Compiler for applications running on Intel(R) 64,
Version 2021.1 Build 20201113
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

Base Compiler Invocation

C benchmarks:
icx

C++ benchmarks:
icpx

Fortran benchmarks:
ifort

Benchmarks using both Fortran and C:
ifort icx

Benchmarks using both C and C++:
icpx icx

Benchmarks using Fortran, C, and C++:
icpx icx ifort

Base Portability Flags

503.bwaves_r: -DSPEC_LP64
507.cactuBSSN_r: -DSPEC_LP64
508.namd_r: -DSPEC_LP64
510.parest_r: -DSPEC_LP64
511.povray_r: -DSPEC_LP64
519.lbm_r: -DSPEC_LP64
521.wrf_r: -DSPEC_LP64 -DSPEC_CASE_FLAG -convert big_endian
526.blender_r: -DSPEC_LP64 -DSPEC_LINUX -funsigned-char

(Continued on next page)
## SPEC CPU®2017 Floating Point Rate Result

### Cisco Systems
Cisco UCS C240 M6 (Intel Xeon Platinum 8352Y, 2.20GHz)

<table>
<thead>
<tr>
<th>SPECrate®2017_fp_base</th>
<th>402</th>
</tr>
</thead>
<tbody>
<tr>
<td>SPECrate®2017_fp_peak</td>
<td>Not Run</td>
</tr>
</tbody>
</table>

#### CPU2017 License: 9019

**Test Sponsor:** Cisco Systems  
**Test Date:** Aug-2021  
**Hardware Availability:** Apr-2021  
**Tested by:** Cisco Systems  
**Software Availability:** Dec-2020

### Base Portability Flags (Continued)

- 527.cam4_r: -DSPEC_LP64  -DSPEC_CASE_FLAG
- 538.imagick_r: -DSPEC_LP64
- 544.nab_r: -DSPEC_LP64
- 549.fotonik3d_r: -DSPEC_LP64
- 554.roms_r: -DSPEC_LP64

### Base Optimization Flags

#### C benchmarks:
- `-w` `-std=c11` `-m64` `-Wl,-z,-muldefs -xCORE-AVX512 -Ofast -ffast-math`
- `-flto` `-mfpmath=sse -funroll-loops -qopt-mem-layout-trans=4`
- `-mbranches-within-32B-boundaries -ljemalloc`
- `-L/usr/local/jemalloc64-5.0.1/lib`

#### C++ benchmarks:
- `-w` `-m64` `-Wl,-z,-muldefs -xCORE-AVX512 -Ofast -ffast-math -flto`
- `-mfpmath=sse -funroll-loops -qopt-mem-layout-trans=4`
- `-mbranches-within-32B-boundaries -ljemalloc`
- `-L/usr/local/jemalloc64-5.0.1/lib`

#### Fortran benchmarks:
- `-w` `-m64` `-Wl,-z,-muldefs -xCORE-AVX512 -O3 -ipo -no-prec-div`
- `-qopt-prefetch -ffinite-math-only`
- `-qopt-multiple-gather-scatter-by-shuffles -qopt-mem-layout-trans=4`
- `-nostandard-realloc-lhs -align array32byte -auto`
- `-mbranches-within-32B-boundaries -ljemalloc`
- `-L/usr/local/jemalloc64-5.0.1/lib`

#### Benchmarks using both Fortran and C:
- `-w` `-m64` `-std=c11` `-Wl,-z,-muldefs -xCORE-AVX512 -Ofast -ffast-math`
- `-flto` `-mfpmath=sse -funroll-loops -qopt-mem-layout-trans=4` `-O3` `-ipo`
- `-no-prec-div -qopt-prefetch -ffinite-math-only`
- `-qopt-multiple-gather-scatter-by-shuffles`
- `-mbranches-within-32B-boundaries -nostandard-realloc-lhs`
- `-align array32byte -auto -ljemalloc` `-L/usr/local/jemalloc64-5.0.1/lib`

#### Benchmarks using both C and C++:
- `-w` `-m64` `-std=c11` `-Wl,-z,-muldefs -xCORE-AVX512 -Ofast -ffast-math`
- `-flto` `-mfpmath=sse -funroll-loops -qopt-mem-layout-trans=4`
- `-mbranches-within-32B-boundaries -ljemalloc`
- `-L/usr/local/jemalloc64-5.0.1/lib`

#### Benchmarks using Fortran, C, and C++:
- `-w` `-m64` `-std=c11` `-Wl,-z,-muldefs -xCORE-AVX512 -Ofast -ffast-math`

(Continued on next page)
Cisco Systems
Cisco UCS C240 M6 (Intel Xeon Platinum 8352Y, 2.20GHz)

SPECrate®2017_fp_base = 402
SPECrate®2017_fp_peak = Not Run

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Tested by: Cisco Systems

Test Date: Aug-2021
Hardware Availability: Apr-2021
Software Availability: Dec-2020

Base Optimization Flags (Continued)

Benchmarks using Fortran, C, and C++ (continued):
- flto -mfpmath=sse -funroll-loops -qopt-mem-layout-trans=4 -O3
- no-prec-div -qopt-prefetch -ffinite-math-only
- qopt-multiple-gather-scatter-by-shuffles
- mbranches-within-32B-boundaries -nostandard-realloc-lhs
- align array32byte -auto -ljemalloc -L/usr/local/jemalloc64-5.0.1/lib

The flags files that were used to format this result can be browsed at

You can also download the XML flags sources by saving the following links:
http://www.spec.org/cpu2017/flags/Intel-ic2021-official-linux64_revA.xml

SPEC CPU and SPECrate are registered trademarks of the Standard Performance Evaluation Corporation. All other brand and product names appearing in this result are trademarks or registered trademarks of their respective holders.

For questions about this result, please contact the tester. For other inquiries, please contact info@spec.org.

Tested with SPEC CPU®2017 v1.1.8 on 2021-08-15 19:13:51-0400.
Report generated on 2021-09-01 14:26:00 by CPU2017 PDF formatter v6442.
Originally published on 2021-08-31.