



# SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2021 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS C220 M6 (Intel Xeon Gold 6354, 3.00GHz)

SPECrate®2017\_fp\_base = 324

SPECrate®2017\_fp\_peak = 326

CPU2017 License: 9019


Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: Jul-2021

Hardware Availability: Apr-2021

Software Availability: Mar-2021



### Hardware

CPU Name: Intel Xeon Gold 6354  
 Max MHz: 3600  
 Nominal: 3000  
 Enabled: 36 cores, 2 chips, 2 threads/core  
 Orderable: 1,2 Chips  
 Cache L1: 32 KB I + 48 KB D on chip per core  
 L2: 1.25 MB I+D on chip per core  
 L3: 39 MB I+D on chip per chip  
 Other: None  
 Memory: 1 TB (32 x 32 GB 2Rx4 PC4-3200V-R)  
 Storage: 1 x 300 GB 15K SAS HDD  
 Other: None

### Software

OS: SUSE Linux Enterprise Server 15 SP2 5.3.18-22-default  
 Compiler: C/C++: Version 2021.1 of Intel oneAPI DPC++/C++ Compiler Build 20201113 for Linux;  
 Fortran: Version 2021.1 of Intel Fortran Compiler Classic Build 20201112 for Linux;  
 C/C++: Version 2021.1 of Intel C/C++ Compiler Classic Build 20201112 for Linux  
 Parallel: No  
 Firmware: Version 4.2.1c released Jul-2021  
 File System: btrfs  
 System State: Run level 3 (multi-user)  
 Base Pointers: 64-bit  
 Peak Pointers: 64-bit  
 Other: jemalloc memory allocator V5.0.1  
 Power Management: BIOS and OS set to prefer performance at the cost of additional power usage



# SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2021 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS C220 M6 (Intel Xeon Gold 6354, 3.00GHz)

SPECrate®2017\_fp\_base = 324

SPECrate®2017\_fp\_peak = 326

**CPU2017 License:** 9019  
**Test Sponsor:** Cisco Systems  
**Tested by:** Cisco Systems

**Test Date:** Jul-2021  
**Hardware Availability:** Apr-2021  
**Software Availability:** Mar-2021

## Results Table

| Benchmark       | Base   |                   |                   |                    |                   |                    |                   | Peak   |                   |                   |                    |                   |                    |                   |
|-----------------|--------|-------------------|-------------------|--------------------|-------------------|--------------------|-------------------|--------|-------------------|-------------------|--------------------|-------------------|--------------------|-------------------|
|                 | Copies | Seconds           | Ratio             | Seconds            | Ratio             | Seconds            | Ratio             | Copies | Seconds           | Ratio             | Seconds            | Ratio             | Seconds            | Ratio             |
| 503.bwaves_r    | 72     | 1030              | 701               | 1028               | 702               | <b><u>1029</u></b> | <b><u>702</u></b> | 72     | 1032              | 700               | 1028               | 702               | <b><u>1031</u></b> | <b><u>700</u></b> |
| 507.cactuBSSN_r | 72     | <b><u>215</u></b> | <b><u>424</u></b> | 217                | 420               | 215                | 424               | 72     | <b><u>215</u></b> | <b><u>424</u></b> | 217                | 420               | 215                | 424               |
| 508.namd_r      | 72     | 291               | 235               | <b><u>290</u></b>  | <b><u>236</u></b> | 290                | 236               | 72     | 291               | 235               | <b><u>290</u></b>  | <b><u>236</u></b> | 290                | 236               |
| 510.parest_r    | 72     | 985               | 191               | <b><u>985</u></b>  | <b><u>191</u></b> | 986                | 191               | 72     | 981               | 192               | <b><u>984</u></b>  | <b><u>191</u></b> | 987                | 191               |
| 511.povray_r    | 72     | 483               | 348               | 485                | 346               | <b><u>484</u></b>  | <b><u>347</u></b> | 72     | 419               | 401               | 424                | 397               | <b><u>422</u></b>  | <b><u>398</u></b> |
| 519.lbm_r       | 72     | 369               | 205               | <b><u>369</u></b>  | <b><u>206</u></b> | 369                | 206               | 72     | 369               | 205               | <b><u>369</u></b>  | <b><u>206</u></b> | 369                | 206               |
| 521.wrf_r       | 72     | 527               | 306               | 515                | 313               | <b><u>521</u></b>  | <b><u>310</u></b> | 72     | 560               | 288               | 567                | 284               | <b><u>563</u></b>  | <b><u>286</u></b> |
| 526.blender_r   | 72     | 342               | 320               | 343                | 320               | <b><u>343</u></b>  | <b><u>320</u></b> | 72     | 342               | 320               | 343                | 320               | <b><u>343</u></b>  | <b><u>320</u></b> |
| 527.cam4_r      | 72     | 382               | 330               | <b><u>384</u></b>  | <b><u>328</u></b> | 384                | 328               | 72     | 382               | 330               | <b><u>384</u></b>  | <b><u>328</u></b> | 384                | 328               |
| 538.imagick_r   | 72     | 218               | 820               | <b><u>218</u></b>  | <b><u>820</u></b> | 218                | 821               | 72     | 218               | 820               | <b><u>218</u></b>  | <b><u>820</u></b> | 218                | 821               |
| 544.nab_r       | 72     | 228               | 531               | <b><u>229</u></b>  | <b><u>530</u></b> | 230                | 528               | 72     | 223               | 543               | 224                | 541               | <b><u>224</u></b>  | <b><u>542</u></b> |
| 549.fotonik3d_r | 72     | 1305              | 215               | <b><u>1310</u></b> | <b><u>214</u></b> | 1315               | 213               | 72     | 1305              | 215               | <b><u>1310</u></b> | <b><u>214</u></b> | 1315               | 213               |
| 554.roms_r      | 72     | 761               | 150               | <b><u>760</u></b>  | <b><u>150</u></b> | 760                | 151               | 72     | 761               | 150               | <b><u>762</u></b>  | <b><u>150</u></b> | 764                | 150               |

SPECrate®2017\_fp\_base = **324**

SPECrate®2017\_fp\_peak = **326**

Results appear in the order in which they were run. Bold underlined text indicates a median measurement.

## Submit Notes

The numactl mechanism was used to bind copies to processors. The config file option 'submit' was used to generate numactl commands to bind each copy to a specific processor. For details, please see the config file.

## Operating System Notes

Stack size set to unlimited using "ulimit -s unlimited"

## Environment Variables Notes

Environment variables set by runcpu before the start of the run:  
LD\_LIBRARY\_PATH = "/home/cpu2017/lib/intel64:/home/cpu2017/je5.0.1-64"  
MALLOC\_CONF = "retain:true"

## General Notes

Binaries compiled on a system with 1x Intel Core i9-7940X CPU + 64GB RAM memory using openSUSE Leap 15.2  
Transparent Huge Pages enabled by default  
Prior to runcpu invocation  
Filesystem page cache synced and cleared with:

(Continued on next page)



# SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2021 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS C220 M6 (Intel Xeon Gold 6354, 3.00GHz)

SPECrate®2017\_fp\_base = 324

SPECrate®2017\_fp\_peak = 326

**CPU2017 License:** 9019

**Test Sponsor:** Cisco Systems

**Tested by:** Cisco Systems

**Test Date:** Jul-2021

**Hardware Availability:** Apr-2021

**Software Availability:** Mar-2021

### General Notes (Continued)

```
sync; echo 3> /proc/sys/vm/drop_caches
runcpu command invoked through numactl i.e.:
numactl --interleave=all runcpu <etc>
```

NA: The test sponsor attests, as of date of publication, that CVE-2017-5754 (Meltdown) is mitigated in the system as tested and documented.

Yes: The test sponsor attests, as of date of publication, that CVE-2017-5753 (Spectre variant 1) is mitigated in the system as tested and documented.

Yes: The test sponsor attests, as of date of publication, that CVE-2017-5715 (Spectre variant 2) is mitigated in the system as tested and documented.

```
jemalloc, a general purpose malloc implementation
built with the RedHat Enterprise 7.5, and the system compiler gcc 4.8.5
sources available from jemalloc.net or https://github.com/jemalloc/jemalloc/releases
```

### Platform Notes

BIOS Settings:

```
Adjacent Cache Line Prefetcher set to Disabled
DCU Streamer Prefetch set to Disabled
UPI Link Enablement set to 1
UPI Power Management set to Enabled
Sub NUMA Clustering set to Enabled
LLC Dead Line set to Disabled
Memory Refresh Rate set to 1x Refresh
ADDDC Sparing set to Disabled
Patrol Scrub set to Disabled
Enhanced CPU performance set to Auto
Energy Efficient Turbo set to Enabled
Processor C6 Report set to Enabled
Processor C1E set to Enabled
```

```
sysinfo program /home/cpu2017/bin/sysinfo
Rev: r6622 of 2021-04-07 982a61ec0915b55891ef0e16acafc64d
running on localhost Wed Jul 14 06:38:11 2021
```

SUT (System Under Test) info as seen by some common utilities.

For more information on this section, see <https://www.spec.org/cpu2017/Docs/config.html#sysinfo>

From /proc/cpuinfo

```
model name : Intel(R) Xeon(R) Gold 6354 CPU @ 3.00GHz
 2 "physical id"s (chips)
 72 "processors"
cores, siblings (Caution: counting these is hw and system dependent. The following
excerpts from /proc/cpuinfo might not be reliable. Use with caution.)
cpu cores : 18
siblings : 36
```

(Continued on next page)



# SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2021 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS C220 M6 (Intel Xeon Gold 6354, 3.00GHz)

SPECrate®2017\_fp\_base = 324

SPECrate®2017\_fp\_peak = 326

**CPU2017 License:** 9019  
**Test Sponsor:** Cisco Systems  
**Tested by:** Cisco Systems

**Test Date:** Jul-2021  
**Hardware Availability:** Apr-2021  
**Software Availability:** Mar-2021

### Platform Notes (Continued)

```
physical 0: cores 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17
physical 1: cores 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17
```

From lscpu from util-linux 2.33.1:

```
Architecture: x86_64
CPU op-mode(s): 32-bit, 64-bit
Byte Order: Little Endian
Address sizes: 46 bits physical, 57 bits virtual
CPU(s): 72
On-line CPU(s) list: 0-71
Thread(s) per core: 2
Core(s) per socket: 18
Socket(s): 2
NUMA node(s): 4
Vendor ID: GenuineIntel
CPU family: 6
Model: 106
Model name: Intel(R) Xeon(R) Gold 6354 CPU @ 3.00GHz
Stepping: 6
CPU MHz: 1181.100
CPU max MHz: 3600.0000
CPU min MHz: 800.0000
BogoMIPS: 6000.00
Virtualization: VT-x
L1d cache: 48K
L1i cache: 32K
L2 cache: 1280K
L3 cache: 39936K
NUMA node0 CPU(s): 0-8,36-44
NUMA node1 CPU(s): 9-17,45-53
NUMA node2 CPU(s): 18-26,54-62
NUMA node3 CPU(s): 27-35,63-71
Flags: fpu vme de pse tsc msr pae mce cx8 apic sep mtrr pge mca cmov
pat pse36 clflush dts acpi mmx fxsr sse sse2 ss ht tm pbe syscall nx pdpe1gb rdtscp
lm constant_tsc art arch_perfmon pebs bts rep_good nopl xtopology nonstop_tsc cpuid
aperfmpperf pni pclmulqdq dtes64 monitor ds_cpl vmx smx est tm2 ssse3 sdbg fma cx16
xtpr pdcm pcid dca sse4_1 sse4_2 x2apic movbe popcnt tsc_deadline_timer aes xsave
avx f16c rdrand lahf_lm abm 3dnowprefetch cpuid_fault epb cat_l3 invpcid_single ssbd
mba ibrs ibpb stibp ibrs_enhanced tpr_shadow vnmi flexpriority ept vpid ept_ad
fsgsbase tsc_adjust bmi1 hle avx2 smep bmi2 erms invpcid rtm cqm rdt_a avx512f
avx512dq rdseed adx smap avx512ifma clflushopt clwb intel_pt avx512cd sha_ni
avx512bw avx512vl xsaveopt xsavec xgetbv1 xsaves cqm_llc cqm_occup_llc cqm_mbm_total
cqm_mbm_local wbnoinvd dtherm ida arat pln pts hwp hwp_act_window hwp_epp
hwp_pkg_req avx512vbmi umip pku ospke avx512_vbmi2 gfni vaes vpclmulqdq avx512_vnni
avx512_bitalg tme avx512_vpopcntdq la57 rdpid md_clear pconfig flush_l1d
arch_capabilities
```

(Continued on next page)



# SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2021 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS C220 M6 (Intel Xeon Gold 6354, 3.00GHz)

SPECrate®2017\_fp\_base = 324

SPECrate®2017\_fp\_peak = 326

**CPU2017 License:** 9019  
**Test Sponsor:** Cisco Systems  
**Tested by:** Cisco Systems

**Test Date:** Jul-2021  
**Hardware Availability:** Apr-2021  
**Software Availability:** Mar-2021

### Platform Notes (Continued)

```
/proc/cpuinfo cache data
cache size : 39936 KB
```

```
From numactl --hardware
WARNING: a numactl 'node' might or might not correspond to a physical chip.
available: 4 nodes (0-3)
node 0 cpus: 0 1 2 3 4 5 6 7 8 36 37 38 39 40 41 42 43 44
node 0 size: 257603 MB
node 0 free: 257268 MB
node 1 cpus: 9 10 11 12 13 14 15 16 17 45 46 47 48 49 50 51 52 53
node 1 size: 258043 MB
node 1 free: 257597 MB
node 2 cpus: 18 19 20 21 22 23 24 25 26 54 55 56 57 58 59 60 61 62
node 2 size: 258043 MB
node 2 free: 257791 MB
node 3 cpus: 27 28 29 30 31 32 33 34 35 63 64 65 66 67 68 69 70 71
node 3 size: 258039 MB
node 3 free: 257524 MB
node distances:
node 0 1 2 3
0: 10 11 20 20
1: 11 10 20 20
2: 20 20 10 11
3: 20 20 11 10
```

```
From /proc/meminfo
MemTotal: 1056491476 kB
HugePages_Total: 0
Hugepagesize: 2048 kB
```

```
/sys/devices/system/cpu/cpu*/cpufreq/scaling_governor has
performance
```

```
From /etc/*release* /etc/*version*
os-release:
NAME="SLES"
VERSION="15-SP2"
VERSION_ID="15.2"
PRETTY_NAME="SUSE Linux Enterprise Server 15 SP2"
ID="sles"
ID_LIKE="suse"
ANSI_COLOR="0;32"
CPE_NAME="cpe:/o:suse:sles:15:sp2"
```

```
uname -a:
Linux localhost 5.3.18-22-default #1 SMP Wed Jun 3 12:16:43 UTC 2020 (720aeba) x86_64
x86_64 x86_64 GNU/Linux
```

(Continued on next page)



# SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2021 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS C220 M6 (Intel Xeon Gold 6354, 3.00GHz)

SPECrate®2017\_fp\_base = 324

SPECrate®2017\_fp\_peak = 326

**CPU2017 License:** 9019

**Test Sponsor:** Cisco Systems

**Tested by:** Cisco Systems

**Test Date:** Jul-2021

**Hardware Availability:** Apr-2021

**Software Availability:** Mar-2021

## Platform Notes (Continued)

Kernel self-reported vulnerability status:

|  |  |
|--|--|
| CVE-2018-12207 (iTLB Multihit):                        | Not affected   |
| CVE-2018-3620 (L1 Terminal Fault):                     | Not affected   |
| Microarchitectural Data Sampling:                      | Not affected   |
| CVE-2017-5754 (Meltdown):                              | Not affected   |
| CVE-2018-3639 (Speculative Store Bypass):              | Mitigation: Speculative Store Bypass disabled via prctl and seccomp  |
| CVE-2017-5753 (Spectre variant 1):                     | Mitigation: usercopy/swapgs barriers and __user pointer sanitization |
| CVE-2017-5715 (Spectre variant 2):                     | Mitigation: Enhanced IBRS, IBPB: conditional, RSB filling            |
| CVE-2020-0543 (Special Register Buffer Data Sampling): | Not affected   |
| CVE-2019-11135 (TSX Asynchronous Abort):               | Not affected   |

run-level 3 Jul 14 06:22

SPEC is set to: /home/cpu2017

| Filesystem | Type  | Size | Used | Avail | Use% | Mounted on |
|------------|-------|------|------|-------|------|------------|
| /dev/sdb2  | btrfs | 222G | 31G  | 191G  | 14%  | /home      |

```
From /sys/devices/virtual/dmi/id
Vendor:      Cisco Systems Inc
Product:     UCSC-C220-M6S
Serial:      WZP24430ADF
```

Additional information from dmidecode 3.2 follows. WARNING: Use caution when you interpret this section. The 'dmidecode' program reads system data which is "intended to allow hardware to be accurately determined", but the intent may not be met, as there are frequent changes to hardware, firmware, and the "DMTF SMBIOS" standard.

```
Memory:
32x 0xCE00 M393A4K40DB3-CWE 32 GB 2 rank 3200
```

```
BIOS:
BIOS Vendor:      Cisco Systems, Inc.
BIOS Version:     C220M6.4.2.1c.1.0701210708
BIOS Date:        07/01/2021
BIOS Revision:    5.22
```

(End of data from sysinfo program)



# SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2021 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS C220 M6 (Intel Xeon Gold 6354, 3.00GHz)

SPECrate®2017\_fp\_base = 324

SPECrate®2017\_fp\_peak = 326

**CPU2017 License:** 9019

**Test Sponsor:** Cisco Systems

**Tested by:** Cisco Systems

**Test Date:** Jul-2021

**Hardware Availability:** Apr-2021

**Software Availability:** Mar-2021

### Compiler Version Notes

```
=====
C          | 519.lbm_r(base, peak) 538.imagick_r(base, peak)
          | 544.nab_r(base, peak)
=====
```

```
Intel(R) oneAPI DPC++/C++ Compiler for applications running on Intel(R) 64,
Version 2021.1 Build 20201113
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.
=====
```

```
=====
C++       | 508.namd_r(base, peak) 510.parest_r(base, peak)
=====
```

```
Intel(R) oneAPI DPC++/C++ Compiler for applications running on Intel(R) 64,
Version 2021.1 Build 20201113
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.
=====
```

```
=====
C++, C   | 511.povray_r(peak)
=====
```

```
Intel(R) C++ Intel(R) 64 Compiler Classic for applications running on
Intel(R) 64, Version 2021.1 Build 20201112_000000
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.
Intel(R) C Intel(R) 64 Compiler Classic for applications running on Intel(R)
64, Version 2021.1 Build 20201112_000000
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.
=====
```

```
=====
C++, C   | 511.povray_r(base) 526.blender_r(base, peak)
=====
```

```
Intel(R) oneAPI DPC++/C++ Compiler for applications running on Intel(R) 64,
Version 2021.1 Build 20201113
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.
Intel(R) oneAPI DPC++/C++ Compiler for applications running on Intel(R) 64,
Version 2021.1 Build 20201113
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.
=====
```

```
=====
C++, C   | 511.povray_r(peak)
=====
```

```
Intel(R) C++ Intel(R) 64 Compiler Classic for applications running on
Intel(R) 64, Version 2021.1 Build 20201112_000000
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.
Intel(R) C Intel(R) 64 Compiler Classic for applications running on Intel(R)
64, Version 2021.1 Build 20201112_000000
=====
```

(Continued on next page)



# SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2021 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS C220 M6 (Intel Xeon Gold 6354, 3.00GHz)

SPECrate®2017\_fp\_base = 324

SPECrate®2017\_fp\_peak = 326

**CPU2017 License:** 9019  
**Test Sponsor:** Cisco Systems  
**Tested by:** Cisco Systems

**Test Date:** Jul-2021  
**Hardware Availability:** Apr-2021  
**Software Availability:** Mar-2021

### Compiler Version Notes (Continued)

Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

=====  
C++, C | 511.povray\_r(base) 526.blender\_r(base, peak)  
=====

Intel(R) oneAPI DPC++/C++ Compiler for applications running on Intel(R) 64, Version 2021.1 Build 20201113

Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

Intel(R) oneAPI DPC++/C++ Compiler for applications running on Intel(R) 64, Version 2021.1 Build 20201113

Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

=====  
C++, C, Fortran | 507.cactuBSSN\_r(base, peak)  
=====

Intel(R) oneAPI DPC++/C++ Compiler for applications running on Intel(R) 64, Version 2021.1 Build 20201113

Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

Intel(R) oneAPI DPC++/C++ Compiler for applications running on Intel(R) 64, Version 2021.1 Build 20201113

Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

Intel(R) Fortran Intel(R) 64 Compiler Classic for applications running on Intel(R) 64, Version 2021.1 Build 20201112\_000000

Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

=====  
Fortran | 503.bwaves\_r(base, peak) 549.fotonik3d\_r(base, peak)  
| 554.roms\_r(base, peak)  
=====

Intel(R) Fortran Intel(R) 64 Compiler Classic for applications running on Intel(R) 64, Version 2021.1 Build 20201112\_000000

Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

=====  
Fortran, C | 521.wrf\_r(peak)  
=====

Intel(R) Fortran Intel(R) 64 Compiler Classic for applications running on Intel(R) 64, Version 2021.1 Build 20201112\_000000

Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

Intel(R) C Intel(R) 64 Compiler Classic for applications running on Intel(R) 64, Version 2021.1 Build 20201112\_000000

Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

(Continued on next page)





# SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2021 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS C220 M6 (Intel Xeon Gold 6354, 3.00GHz)

SPECrate®2017\_fp\_base = 324

SPECrate®2017\_fp\_peak = 326

**CPU2017 License:** 9019

**Test Sponsor:** Cisco Systems

**Tested by:** Cisco Systems

**Test Date:** Jul-2021

**Hardware Availability:** Apr-2021

**Software Availability:** Mar-2021

## Compiler Version Notes (Continued)

=====  
Fortran, C | 521.wrf\_r(base) 527.cam4\_r(base, peak)  
=====

Intel(R) Fortran Intel(R) 64 Compiler Classic for applications running on  
Intel(R) 64, Version 2021.1 Build 20201112\_000000  
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.  
Intel(R) oneAPI DPC++/C++ Compiler for applications running on Intel(R) 64,  
Version 2021.1 Build 20201113  
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.  
=====

=====  
Fortran, C | 521.wrf\_r(peak)  
=====

Intel(R) Fortran Intel(R) 64 Compiler Classic for applications running on  
Intel(R) 64, Version 2021.1 Build 20201112\_000000  
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.  
Intel(R) C Intel(R) 64 Compiler Classic for applications running on Intel(R)  
64, Version 2021.1 Build 20201112\_000000  
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.  
=====

=====  
Fortran, C | 521.wrf\_r(base) 527.cam4\_r(base, peak)  
=====

Intel(R) Fortran Intel(R) 64 Compiler Classic for applications running on  
Intel(R) 64, Version 2021.1 Build 20201112\_000000  
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.  
Intel(R) oneAPI DPC++/C++ Compiler for applications running on Intel(R) 64,  
Version 2021.1 Build 20201113  
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.  
=====

## Base Compiler Invocation

C benchmarks:

icx

C++ benchmarks:

icpx

Fortran benchmarks:

ifort

(Continued on next page)



# SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2021 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS C220 M6 (Intel Xeon Gold 6354,  
3.00GHz)

SPECrate®2017\_fp\_base = 324

SPECrate®2017\_fp\_peak = 326

**CPU2017 License:** 9019

**Test Sponsor:** Cisco Systems

**Tested by:** Cisco Systems

**Test Date:** Jul-2021

**Hardware Availability:** Apr-2021

**Software Availability:** Mar-2021

## Base Compiler Invocation (Continued)

Benchmarks using both Fortran and C:

ifort icx

Benchmarks using both C and C++:

icpx icx

Benchmarks using Fortran, C, and C++:

icpx icx ifort

## Base Portability Flags

```
503.bwaves_r: -DSPEC_LP64
507.cactuBSSN_r: -DSPEC_LP64
508.namd_r: -DSPEC_LP64
510.parest_r: -DSPEC_LP64
511.povray_r: -DSPEC_LP64
519.lbm_r: -DSPEC_LP64
521.wrf_r: -DSPEC_LP64 -DSPEC_CASE_FLAG -convert big_endian
526.blender_r: -DSPEC_LP64 -DSPEC_LINUX -funsigned-char
527.cam4_r: -DSPEC_LP64 -DSPEC_CASE_FLAG
538.imagick_r: -DSPEC_LP64
544.nab_r: -DSPEC_LP64
549.fotonik3d_r: -DSPEC_LP64
554.roms_r: -DSPEC_LP64
```

## Base Optimization Flags

C benchmarks:

```
-w -std=c11 -m64 -Wl,-z,muldefs -xCORE-AVX512 -Ofast -ffast-math
-flto -mfpmath=sse -funroll-loops -qopt-mem-layout-trans=4
-mbranches-within-32B-boundaries -ljemalloc
-L/usr/local/jemalloc64-5.0.1/lib
```

C++ benchmarks:

```
-w -m64 -Wl,-z,muldefs -xCORE-AVX512 -Ofast -ffast-math -flto
-mfpmath=sse -funroll-loops -qopt-mem-layout-trans=4
-mbranches-within-32B-boundaries -ljemalloc
-L/usr/local/jemalloc64-5.0.1/lib
```

Fortran benchmarks:

```
-w -m64 -Wl,-z,muldefs -xCORE-AVX512 -O3 -ipo -no-prec-div
-qopt-prefetch -ffinite-math-only
```

(Continued on next page)



# SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2021 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS C220 M6 (Intel Xeon Gold 6354, 3.00GHz)

SPECrate®2017\_fp\_base = 324

SPECrate®2017\_fp\_peak = 326

**CPU2017 License:** 9019

**Test Sponsor:** Cisco Systems

**Tested by:** Cisco Systems

**Test Date:** Jul-2021

**Hardware Availability:** Apr-2021

**Software Availability:** Mar-2021

## Base Optimization Flags (Continued)

Fortran benchmarks (continued):

```
-qopt-multiple-gather-scatter-by-shuffles -qopt-mem-layout-trans=4
-nostandard-realloc-lhs -align array32byte -auto
-mbranches-within-32B-boundaries -ljemalloc
-L/usr/local/jemalloc64-5.0.1/lib
```

Benchmarks using both Fortran and C:

```
-w -m64 -std=c11 -Wl,-z,muldefs -xCORE-AVX512 -Ofast -ffast-math
-flto -mfpmath=sse -funroll-loops -qopt-mem-layout-trans=4 -O3 -ipo
-no-prec-div -qopt-prefetch -ffinite-math-only
-qopt-multiple-gather-scatter-by-shuffles
-mbranches-within-32B-boundaries -nostandard-realloc-lhs
-align array32byte -auto -ljemalloc -L/usr/local/jemalloc64-5.0.1/lib
```

Benchmarks using both C and C++:

```
-w -m64 -std=c11 -Wl,-z,muldefs -xCORE-AVX512 -Ofast -ffast-math
-flto -mfpmath=sse -funroll-loops -qopt-mem-layout-trans=4
-mbranches-within-32B-boundaries -ljemalloc
-L/usr/local/jemalloc64-5.0.1/lib
```

Benchmarks using Fortran, C, and C++:

```
-w -m64 -std=c11 -Wl,-z,muldefs -xCORE-AVX512 -Ofast -ffast-math
-flto -mfpmath=sse -funroll-loops -qopt-mem-layout-trans=4 -O3
-no-prec-div -qopt-prefetch -ffinite-math-only
-qopt-multiple-gather-scatter-by-shuffles
-mbranches-within-32B-boundaries -nostandard-realloc-lhs
-align array32byte -auto -ljemalloc -L/usr/local/jemalloc64-5.0.1/lib
```

## Peak Compiler Invocation

C benchmarks:

icx

C++ benchmarks:

icpx

Fortran benchmarks:

ifort

Benchmarks using both Fortran and C:

521.wrf\_r: ifort icc

(Continued on next page)



# SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2021 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS C220 M6 (Intel Xeon Gold 6354, 3.00GHz)

SPECrate®2017\_fp\_base = 324

SPECrate®2017\_fp\_peak = 326

**CPU2017 License:** 9019

**Test Sponsor:** Cisco Systems

**Tested by:** Cisco Systems

**Test Date:** Jul-2021

**Hardware Availability:** Apr-2021

**Software Availability:** Mar-2021

## Peak Compiler Invocation (Continued)

527.cam4\_r: ifort icx

Benchmarks using both C and C++:

511.povray\_r: icpc icc

526.blender\_r: icpx icx

Benchmarks using Fortran, C, and C++:

icpx icx ifort

## Peak Portability Flags

Same as Base Portability Flags

## Peak Optimization Flags

C benchmarks:

519.lbm\_r: basepeak = yes

538.imagick\_r: basepeak = yes

544.nab\_r: -w -std=c11 -m64 -Wl,-z,muldefs -xCORE-AVX512 -flto  
-Ofast -qopt-mem-layout-trans=4  
-fimf-accuracy-bits=14:sqrt  
-mbranches-within-32B-boundaries -ljemalloc  
-L/usr/local/jemalloc64-5.0.1/lib

C++ benchmarks:

508.namd\_r: basepeak = yes

510.parest\_r: -w -m64 -Wl,-z,muldefs -xCORE-AVX512 -Ofast -ffast-math  
-flto -mfpmath=sse -funroll-loops  
-qopt-mem-layout-trans=4 -mbranches-within-32B-boundaries  
-ljemalloc -L/usr/local/jemalloc64-5.0.1/lib

Fortran benchmarks:

503.bwaves\_r: -w -m64 -Wl,-z,muldefs -xCORE-AVX512 -O3 -ipo  
-no-prec-div -qopt-prefetch -ffinite-math-only

(Continued on next page)



# SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2021 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS C220 M6 (Intel Xeon Gold 6354,  
3.00GHz)

SPECrate®2017\_fp\_base = 324

SPECrate®2017\_fp\_peak = 326

**CPU2017 License:** 9019

**Test Sponsor:** Cisco Systems

**Tested by:** Cisco Systems

**Test Date:** Jul-2021

**Hardware Availability:** Apr-2021

**Software Availability:** Mar-2021

## Peak Optimization Flags (Continued)

503.bwaves\_r (continued):

```
-qopt-multiple-gather-scatter-by-shuffles  
-qopt-mem-layout-trans=4 -nostandard-realloc-lhs  
-align array32byte -auto -mbranches-within-32B-boundaries  
-ljemalloc -L/usr/local/jemalloc64-5.0.1/lib
```

549.fotonik3d\_r: basepeak = yes

554.roms\_r: Same as 503.bwaves\_r

Benchmarks using both Fortran and C:

```
521.wrf_r: -prof-gen(pass 1) -prof-use(pass 2) -xCORE-AVX512 -O3  
-ipo -no-prec-div -qopt-prefetch -ffinite-math-only  
-qopt-multiple-gather-scatter-by-shuffles  
-qopt-mem-layout-trans=4 -mbranches-within-32B-boundaries  
-nostandard-realloc-lhs -align array32byte -auto  
-L/usr/local/jemalloc64-5.0.1/lib -ljemalloc
```

527.cam4\_r: basepeak = yes

Benchmarks using both C and C++:

```
511.povray_r: -prof-gen(pass 1) -prof-use(pass 2) -xCORE-AVX512 -O3  
-ipo -no-prec-div -qopt-prefetch -ffinite-math-only  
-qopt-multiple-gather-scatter-by-shuffles  
-qopt-mem-layout-trans=4 -mbranches-within-32B-boundaries  
-L/usr/local/jemalloc64-5.0.1/lib -ljemalloc
```

526.blender\_r: basepeak = yes

Benchmarks using Fortran, C, and C++:

507.cactuBSSN\_r: basepeak = yes

The flags files that were used to format this result can be browsed at

[http://www.spec.org/cpu2017/flags/Intel-ic2021-official-linux64\\_revA.html](http://www.spec.org/cpu2017/flags/Intel-ic2021-official-linux64_revA.html)

<http://www.spec.org/cpu2017/flags/Cisco-Platform-Settings-V1.0-ICX-revF.html>

You can also download the XML flags sources by saving the following links:

[http://www.spec.org/cpu2017/flags/Intel-ic2021-official-linux64\\_revA.xml](http://www.spec.org/cpu2017/flags/Intel-ic2021-official-linux64_revA.xml)

<http://www.spec.org/cpu2017/flags/Cisco-Platform-Settings-V1.0-ICX-revF.xml>



# SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2021 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS C220 M6 (Intel Xeon Gold 6354,  
3.00GHz)

SPECrate®2017\_fp\_base = 324

SPECrate®2017\_fp\_peak = 326

**CPU2017 License:** 9019

**Test Sponsor:** Cisco Systems

**Tested by:** Cisco Systems

**Test Date:** Jul-2021

**Hardware Availability:** Apr-2021

**Software Availability:** Mar-2021

SPEC CPU and SPECrate are registered trademarks of the Standard Performance Evaluation Corporation. All other brand and product names appearing in this result are trademarks or registered trademarks of their respective holders.

For questions about this result, please contact the tester. For other inquiries, please contact [info@spec.org](mailto:info@spec.org).

Tested with SPEC CPU®2017 v1.1.8 on 2021-07-14 06:38:11-0400.

Report generated on 2021-08-04 18:21:07 by CPU2017 PDF formatter v6442.

Originally published on 2021-08-04.