



# SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2021 Standard Performance Evaluation Corporation

## Hewlett Packard Enterprise

(Test Sponsor: HPE)

### ProLiant DL110 Gen10 Plus

(2.10 GHz, Intel Xeon Gold 5318Y)

## SPECrate®2017\_fp\_base = 166

## SPECrate®2017\_fp\_peak = 173

CPU2017 License: 3


Test Sponsor: HPE

Tested by: HPE

Test Date: Jun-2021

Hardware Availability: Jun-2021

Software Availability: Jun-2021



### Hardware

CPU Name: Intel Xeon Gold 5318Y  
 Max MHz: 3400  
 Nominal: 2100  
 Enabled: 24 cores, 1 chip, 2 threads/core  
 Orderable: 1 chip  
 Cache L1: 32 KB I + 48 KB D on chip per core  
 L2: 1.25 MB I+D on chip per core  
 L3: 36 MB I+D on chip per chip  
 Other: None  
 Memory: 512 GB (8 x 64 GB 2Rx4 PC4-3200AA-R, running at 2933)  
 Storage: 1 x 480 GB NVMe SSD, RAID 0  
 Other: None

### Software

OS: Red Hat Enterprise Linux 8.3 (Ootpa)  
 Kernel 4.18.0-240.el8.x86\_64  
 Compiler: C/C++: Version 2021.1 of Intel oneAPI DPC++/C++ Compiler Build 20201113 for Linux;  
 Fortran: Version 2021.1 of Intel Fortran Compiler Classic Build 20201112 for Linux;  
 C/C++: Version 2021.1 of Intel C/C++ Compiler Classic Build 20201112 for Linux  
 Parallel: No  
 Firmware: HPE BIOS Version U56 v1.50 05/13/2021 released May-2021  
 File System: xfs  
 System State: Run level 3 (multi-user)  
 Base Pointers: 64-bit  
 Peak Pointers: 64-bit  
 Other: jemalloc memory allocator V5.0.1  
 (Continued on next page)



# SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2021 Standard Performance Evaluation Corporation

**Hewlett Packard Enterprise**

(Test Sponsor: HPE)

ProLiant DL110 Gen10 Plus

(2.10 GHz, Intel Xeon Gold 5318Y)

SPECrate®2017\_fp\_base = 166

SPECrate®2017\_fp\_peak = 173

CPU2017 License: 3

Test Sponsor: HPE

Tested by: HPE

Test Date: Jun-2021

Hardware Availability: Jun-2021

Software Availability: Jun-2021

## Software (Continued)

Power Management: BIOS set to prefer performance at the cost of additional power usage

## Results Table

Benchmark	Base								Peak							
	Copies	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio	Copies	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio		
503.bwaves_r	48	1422	339	1423	338	<b><u>1422</u></b>	<b><u>338</u></b>	24	715	337	713	338	<b><u>713</u></b>	<b><u>338</u></b>		
507.cactuBSSN_r	48	<b><u>253</u></b>	<b><u>240</u></b>	254	239	252	241	48	<b><u>253</u></b>	<b><u>240</u></b>	254	239	252	241		
508.namd_r	48	388	118	<b><u>388</u></b>	<b><u>117</u></b>	391	117	48	388	118	<b><u>388</u></b>	<b><u>117</u></b>	391	117		
510.parest_r	48	1357	92.5	<b><u>1357</u></b>	<b><u>92.5</u></b>	1357	92.5	24	574	109	<b><u>575</u></b>	<b><u>109</u></b>	575	109		
511.povray_r	48	634	177	635	177	<b><u>634</u></b>	<b><u>177</u></b>	48	549	204	<b><u>548</u></b>	<b><u>205</u></b>	547	205		
519.lbm_r	48	393	129	<b><u>392</u></b>	<b><u>129</u></b>	392	129	48	393	129	<b><u>392</u></b>	<b><u>129</u></b>	392	129		
521.wrf_r	48	686	157	687	157	<b><u>686</u></b>	<b><u>157</u></b>	48	686	157	687	157	<b><u>686</u></b>	<b><u>157</u></b>		
526.blender_r	48	445	164	<b><u>446</u></b>	<b><u>164</u></b>	446	164	48	445	164	<b><u>446</u></b>	<b><u>164</u></b>	446	164		
527.cam4_r	48	479	175	<b><u>478</u></b>	<b><u>176</u></b>	476	177	48	479	175	<b><u>478</u></b>	<b><u>176</u></b>	476	177		
538.imagick_r	48	284	420	<b><u>284</u></b>	<b><u>420</u></b>	284	420	48	284	420	<b><u>284</u></b>	<b><u>420</u></b>	284	420		
544.nab_r	48	<b><u>296</u></b>	<b><u>272</u></b>	296	273	297	272	48	292	277	292	276	<b><u>292</u></b>	<b><u>277</u></b>		
549.fotonik3d_r	48	1821	103	<b><u>1820</u></b>	<b><u>103</u></b>	1819	103	48	1821	103	<b><u>1820</u></b>	<b><u>103</u></b>	1819	103		
554.roms_r	48	1118	68.2	1117	68.3	<b><u>1117</u></b>	<b><u>68.3</u></b>	24	<b><u>445</u></b>	<b><u>85.6</u></b>	446	85.6	445	85.7		

SPECrate®2017\_fp\_base = 166

SPECrate®2017\_fp\_peak = 173

Results appear in the order in which they were run. Bold underlined text indicates a median measurement.

## Submit Notes

The numactl mechanism was used to bind copies to processors. The config file option 'submit' was used to generate numactl commands to bind each copy to a specific processor. For details, please see the config file.

## Operating System Notes

Stack size set to unlimited using "ulimit -s unlimited"  
Transparent Huge Pages enabled by default  
Prior to runcpu invocation  
Filesystem page cache synced and cleared with:  
sync; echo 3 > /proc/sys/vm/drop\_caches

## Environment Variables Notes

Environment variables set by runcpu before the start of the run:  
LD\_LIBRARY\_PATH = "/cpu2017/lib/intel64:/cpu2017/je5.0.1-64"  
MALLOC\_CONF = "retain:true"



# SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2021 Standard Performance Evaluation Corporation

**Hewlett Packard Enterprise**

(Test Sponsor: HPE)

**ProLiant DL110 Gen10 Plus**

(2.10 GHz, Intel Xeon Gold 5318Y)

**SPECrate®2017\_fp\_base = 166**

**SPECrate®2017\_fp\_peak = 173**

**CPU2017 License:** 3

**Test Sponsor:** HPE

**Tested by:** HPE

**Test Date:** Jun-2021

**Hardware Availability:** Jun-2021

**Software Availability:** Jun-2021

## General Notes

Binaries compiled on a system with 1x Intel Core i9-7980XE CPU + 64GB RAM memory using Red Hat Enterprise Linux 8.1

runcpu command invoked through numactl i.e.:

numactl --interleave=all runcpu <etc>

NA: The test sponsor attests, as of date of publication, that CVE-2017-5754 (Meltdown) is mitigated in the system as tested and documented.

Yes: The test sponsor attests, as of date of publication, that CVE-2017-5753 (Spectre variant 1) is mitigated in the system as tested and documented.

Yes: The test sponsor attests, as of date of publication, that CVE-2017-5715 (Spectre variant 2) is mitigated in the system as tested and documented.

jemalloc, a general purpose malloc implementation

built with the RedHat Enterprise 7.5, and the system compiler gcc 4.8.5

sources available from jemalloc.net or <https://github.com/jemalloc/jemalloc/releases>

Submitted\_by: "Bhatnagar, Prateek" <prateek.bhatnagar@hpe.com>

Submitted: Mon Jun 21 10:17:01 EDT 2021

Submission: cpu2017-20210621-27525.sub

## Platform Notes

The system ROM used for this result contains Intel microcode version 0xd0002a0 for the Intel Xeon Gold 5318Y processor.

BIOS Configuration:

Workload Profile set to General Throughput Compute

Memory Patrol Scrubbing set to Disabled

Advanced Memory Protection set to Advanced ECC

Last Level Cache (LLC) Prefetch set to Enabled

Last Level Cache (LLC) Dead Line Allocation set to Disabled

Enhanced Processor Performance set to Enabled

Enhanced Processor Performance Profile set to Aggressive

Thermal Configuration set to Maximum Cooling

Workload Profile set to Custom

DCU Stream Prefetcher set to Disabled

XPT Remote Prefetcher set to Enabled

Energy/Performance Bias set to Balanced Performance

Sysinfo program /cpu2017/bin/sysinfo

Rev: r6622 of 2021-04-07 982a61ec0915b55891ef0e16acafc64d

running on localhost.localdomain Fri Jun 4 11:43:30 2021

SUT (System Under Test) info as seen by some common utilities.

For more information on this section, see

<https://www.spec.org/cpu2017/Docs/config.html#sysinfo>

From /proc/cpuinfo

model name : Intel(R) Xeon(R) Gold 5318Y CPU @ 2.10GHz

(Continued on next page)



# SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2021 Standard Performance Evaluation Corporation

**Hewlett Packard Enterprise**

(Test Sponsor: HPE)

**ProLiant DL110 Gen10 Plus**

(2.10 GHz, Intel Xeon Gold 5318Y)

**SPECrate®2017\_fp\_base = 166**

**SPECrate®2017\_fp\_peak = 173**

**CPU2017 License:** 3

**Test Sponsor:** HPE

**Tested by:** HPE

**Test Date:** Jun-2021

**Hardware Availability:** Jun-2021

**Software Availability:** Jun-2021

## Platform Notes (Continued)

1 "physical id"s (chips)

48 "processors"

cores, siblings (Caution: counting these is hw and system dependent. The following excerpts from /proc/cpuinfo might not be reliable. Use with caution.)

cpu cores : 24

siblings : 48

physical 0: cores 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23

From lscpu from util-linux 2.32.1:

Architecture: x86\_64

CPU op-mode(s): 32-bit, 64-bit

Byte Order: Little Endian

CPU(s): 48

On-line CPU(s) list: 0-47

Thread(s) per core: 2

Core(s) per socket: 24

Socket(s): 1

NUMA node(s): 2

Vendor ID: GenuineIntel

CPU family: 6

Model: 106

Model name: Intel(R) Xeon(R) Gold 5318Y CPU @ 2.10GHz

Stepping: 6

CPU MHz: 3238.093

BogoMIPS: 4200.00

Virtualization: VT-x

L1d cache: 48K

L1i cache: 32K

L2 cache: 1280K

L3 cache: 36864K

NUMA node0 CPU(s): 0-11,24-35

NUMA node1 CPU(s): 12-23,36-47

Flags: fpu vme de pse tsc msr pae mce cx8 apic sep mtrr pge mca cmov pat pse36 clflush dts acpi mmx fxsr sse sse2 ss ht tm pbe syscall nx pdpe1gb rdtscp lm constant\_tsc art arch\_perfmon pebs bts rep\_good nopl xtopology nonstop\_tsc cpuid aperfperf pni pclmulqdq dtes64 monitor ds\_cpl vmx smx est tm2 ssse3 sdbg fma cx16 xtpr pdcm pcid dca sse4\_1 sse4\_2 x2apic movbe popcnt tsc\_deadline\_timer aes xsave avx f16c rdrand lahf\_lm abm 3dnowprefetch cpuid\_fault epb cat\_l3 invpcid\_single ssbd mba ibrs ibpb stibp ibrs\_enhanced tpr\_shadow vnmi flexpriority ept vpid ept\_ad fsgsbase tsc\_adjust bmi1 hle avx2 smep bmi2 erms invpcid cqm rdt\_a avx512f avx512dq rdseed adx smap avx512ifma clflushopt clwb intel\_pt avx512cd sha\_ni avx512bw avx512vl xsaveopt xsavec xgetbv1 xsaves cqm\_llc cqm\_occup\_llc cqm\_mbm\_total cqm\_mbm\_local split\_lock\_detect wbnoinvd dtherm ida arat pln pts avx512vbmi umip pku ospke avx512\_vbmi2 gfni vaes vpclmulqdq avx512\_vnni avx512\_bitalg tme avx512\_vpopcntdq la57 rdpid md\_clear pconfig flush\_lld arch\_capabilities

/proc/cpuinfo cache data

(Continued on next page)



# SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2021 Standard Performance Evaluation Corporation

**Hewlett Packard Enterprise**

(Test Sponsor: HPE)

**ProLiant DL110 Gen10 Plus**

(2.10 GHz, Intel Xeon Gold 5318Y)

**SPECrate®2017\_fp\_base = 166**

**SPECrate®2017\_fp\_peak = 173**

**CPU2017 License:** 3

**Test Sponsor:** HPE

**Tested by:** HPE

**Test Date:** Jun-2021

**Hardware Availability:** Jun-2021

**Software Availability:** Jun-2021

## Platform Notes (Continued)

cache size : 36864 KB

From numactl --hardware

WARNING: a numactl 'node' might or might not correspond to a physical chip.

available: 2 nodes (0-1)

node 0 cpus: 0 1 2 3 4 5 6 7 8 9 10 11 24 25 26 27 28 29 30 31 32 33 34 35

node 0 size: 251037 MB

node 0 free: 256846 MB

node 1 cpus: 12 13 14 15 16 17 18 19 20 21 22 23 36 37 38 39 40 41 42 43 44 45 46 47

node 1 size: 251276 MB

node 1 free: 256915 MB

node distances:

node 0 1

0: 10 20

1: 20 10

From /proc/meminfo

MemTotal: 528048188 kB

HugePages\_Total: 0

Hugepagesize: 2048 kB

/sbin/tuned-adm active

Current active profile: throughput-performance

From /etc/\*release\* /etc/\*version\*

os-release:

NAME="Red Hat Enterprise Linux"

VERSION="8.3 (Ootpa)"

ID="rhel"

ID\_LIKE="fedora"

VERSION\_ID="8.3"

PLATFORM\_ID="platform:el8"

PRETTY\_NAME="Red Hat Enterprise Linux 8.3 (Ootpa)"

ANSI\_COLOR="0;31"

redhat-release: Red Hat Enterprise Linux release 8.3 (Ootpa)

system-release: Red Hat Enterprise Linux release 8.3 (Ootpa)

system-release-cpe: cpe:/o:redhat:enterprise\_linux:8.3:ga

uname -a:

Linux localhost.localdomain 4.18.0-240.el8.x86\_64 #1 SMP Wed Sep 23 05:13:10 EDT 2020

x86\_64 x86\_64 x86\_64 GNU/Linux

Kernel self-reported vulnerability status:

CVE-2018-12207 (iTLB Multihit): Not affected

CVE-2018-3620 (L1 Terminal Fault): Not affected

Microarchitectural Data Sampling: Not affected

(Continued on next page)



# SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2021 Standard Performance Evaluation Corporation

**Hewlett Packard Enterprise**

(Test Sponsor: HPE)

**ProLiant DL110 Gen10 Plus**

(2.10 GHz, Intel Xeon Gold 5318Y)

**SPECrate®2017\_fp\_base = 166**

**SPECrate®2017\_fp\_peak = 173**

**CPU2017 License:** 3

**Test Sponsor:** HPE

**Tested by:** HPE

**Test Date:** Jun-2021

**Hardware Availability:** Jun-2021

**Software Availability:** Jun-2021

## Platform Notes (Continued)

CVE-2017-5754 (Meltdown):	Not affected
CVE-2018-3639 (Speculative Store Bypass):	Mitigation: Speculative Store Bypass disabled via prctl and seccomp
CVE-2017-5753 (Spectre variant 1):	Mitigation: usercopy/swapgs barriers and __user pointer sanitization
CVE-2017-5715 (Spectre variant 2):	Mitigation: Enhanced IBRS, IBPB: conditional, RSB filling
CVE-2020-0543 (Special Register Buffer Data Sampling):	Not affected
CVE-2019-11135 (TSX Asynchronous Abort):	Not affected

run-level 3 Jun 4 11:37

SPEC is set to: /cpu2017

Filesystem	Type	Size	Used	Avail	Use%	Mounted on
/dev/nvme1n1p4	xf	442G	140G	302G	32%	/

From /sys/devices/virtual/dmi/id

```
Vendor:          HPE
Product:        ProLiant DL110 Gen10 Plus
Product Family: ProLiant
Serial:         T912PP0032
```

Additional information from dmidecode 3.2 follows. WARNING: Use caution when you interpret this section. The 'dmidecode' program reads system data which is "intended to allow hardware to be accurately determined", but the intent may not be met, as there are frequent changes to hardware, firmware, and the "DMTF SMBIOS" standard.

Memory:

8x Micron 36ASF8G72PZ-3G2B2 64 GB 2 rank 3200, configured at 2933

BIOS:

```
BIOS Vendor:    HPE
BIOS Version:   U56
BIOS Date:      05/13/2021
BIOS Revision:  1.50
Firmware Revision: 2.40
```

(End of data from sysinfo program)

## Compiler Version Notes

```
=====
C          | 519.lbm_r(base, peak) 538.imagick_r(base, peak)
          | 544.nab_r(base, peak)
-----
```

(Continued on next page)



# SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2021 Standard Performance Evaluation Corporation

**Hewlett Packard Enterprise**

(Test Sponsor: HPE)

**ProLiant DL110 Gen10 Plus**

(2.10 GHz, Intel Xeon Gold 5318Y)

**SPECrate®2017\_fp\_base = 166**

**SPECrate®2017\_fp\_peak = 173**

**CPU2017 License:** 3

**Test Sponsor:** HPE

**Tested by:** HPE

**Test Date:** Jun-2021

**Hardware Availability:** Jun-2021

**Software Availability:** Jun-2021

## Compiler Version Notes (Continued)

Intel(R) oneAPI DPC++/C++ Compiler for applications running on Intel(R) 64,  
Version 2021.1 Build 20201113  
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

=====  
C++ | 508.namd\_r(base, peak) 510.parest\_r(base, peak)  
=====

Intel(R) oneAPI DPC++/C++ Compiler for applications running on Intel(R) 64,  
Version 2021.1 Build 20201113  
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

=====  
C++, C | 511.povray\_r(peak)  
=====

Intel(R) C++ Intel(R) 64 Compiler Classic for applications running on  
Intel(R) 64, Version 2021.1 Build 20201112\_000000  
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.  
Intel(R) C Intel(R) 64 Compiler Classic for applications running on Intel(R)  
64, Version 2021.1 Build 20201112\_000000  
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

=====  
C++, C | 511.povray\_r(base) 526.blender\_r(base, peak)  
=====

Intel(R) oneAPI DPC++/C++ Compiler for applications running on Intel(R) 64,  
Version 2021.1 Build 20201113  
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.  
Intel(R) oneAPI DPC++/C++ Compiler for applications running on Intel(R) 64,  
Version 2021.1 Build 20201113  
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

=====  
C++, C | 511.povray\_r(peak)  
=====

Intel(R) C++ Intel(R) 64 Compiler Classic for applications running on  
Intel(R) 64, Version 2021.1 Build 20201112\_000000  
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.  
Intel(R) C Intel(R) 64 Compiler Classic for applications running on Intel(R)  
64, Version 2021.1 Build 20201112\_000000  
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

(Continued on next page)



# SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2021 Standard Performance Evaluation Corporation

**Hewlett Packard Enterprise**

(Test Sponsor: HPE)

**ProLiant DL110 Gen10 Plus**

(2.10 GHz, Intel Xeon Gold 5318Y)

**SPECrate®2017\_fp\_base = 166**

**SPECrate®2017\_fp\_peak = 173**

**CPU2017 License:** 3

**Test Sponsor:** HPE

**Tested by:** HPE

**Test Date:** Jun-2021

**Hardware Availability:** Jun-2021

**Software Availability:** Jun-2021

## Compiler Version Notes (Continued)

C++, C | 511.povray\_r(base) 526.blender\_r(base, peak)

-----  
Intel(R) oneAPI DPC++/C++ Compiler for applications running on Intel(R) 64,  
Version 2021.1 Build 20201113

Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

Intel(R) oneAPI DPC++/C++ Compiler for applications running on Intel(R) 64,  
Version 2021.1 Build 20201113

Copyright (C) 1985-2020 Intel Corporation. All rights reserved.  
-----

=====  
C++, C, Fortran | 507.cactuBSSN\_r(base, peak)

-----  
Intel(R) oneAPI DPC++/C++ Compiler for applications running on Intel(R) 64,  
Version 2021.1 Build 20201113

Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

Intel(R) oneAPI DPC++/C++ Compiler for applications running on Intel(R) 64,  
Version 2021.1 Build 20201113

Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

Intel(R) Fortran Intel(R) 64 Compiler Classic for applications running on  
Intel(R) 64, Version 2021.1 Build 20201112\_000000

Copyright (C) 1985-2020 Intel Corporation. All rights reserved.  
-----

=====  
Fortran | 503.bwaves\_r(base, peak) 549.fotonik3d\_r(base, peak)  
| 554.roms\_r(base, peak)

-----  
Intel(R) Fortran Intel(R) 64 Compiler Classic for applications running on  
Intel(R) 64, Version 2021.1 Build 20201112\_000000

Copyright (C) 1985-2020 Intel Corporation. All rights reserved.  
-----

=====  
Fortran, C | 521.wrf\_r(base, peak) 527.cam4\_r(base, peak)

-----  
Intel(R) Fortran Intel(R) 64 Compiler Classic for applications running on  
Intel(R) 64, Version 2021.1 Build 20201112\_000000

Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

Intel(R) oneAPI DPC++/C++ Compiler for applications running on Intel(R) 64,  
Version 2021.1 Build 20201113

Copyright (C) 1985-2020 Intel Corporation. All rights reserved.  
-----





# SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2021 Standard Performance Evaluation Corporation

**Hewlett Packard Enterprise**

(Test Sponsor: HPE)

**ProLiant DL110 Gen10 Plus**

(2.10 GHz, Intel Xeon Gold 5318Y)

**SPECrate®2017\_fp\_base = 166**

**SPECrate®2017\_fp\_peak = 173**

**CPU2017 License:** 3

**Test Sponsor:** HPE

**Tested by:** HPE

**Test Date:** Jun-2021

**Hardware Availability:** Jun-2021

**Software Availability:** Jun-2021

## Base Compiler Invocation

C benchmarks:

icx

C++ benchmarks:

icpx

Fortran benchmarks:

ifort

Benchmarks using both Fortran and C:

ifort icx

Benchmarks using both C and C++:

icpx icx

Benchmarks using Fortran, C, and C++:

icpx icx ifort

## Base Portability Flags

```
503.bwaves_r: -DSPEC_LP64
507.cactuBSSN_r: -DSPEC_LP64
508.namd_r: -DSPEC_LP64
510.parest_r: -DSPEC_LP64
511.povray_r: -DSPEC_LP64
519.lbm_r: -DSPEC_LP64
521.wrf_r: -DSPEC_LP64 -DSPEC_CASE_FLAG -convert big_endian
526.blender_r: -DSPEC_LP64 -DSPEC_LINUX -funsigned-char
527.cam4_r: -DSPEC_LP64 -DSPEC_CASE_FLAG
538.imagick_r: -DSPEC_LP64
544.nab_r: -DSPEC_LP64
549.fotonik3d_r: -DSPEC_LP64
554.roms_r: -DSPEC_LP64
```

## Base Optimization Flags

C benchmarks:

```
-w -std=c11 -m64 -Wl,-z,muldefs -xCORE-AVX512 -Ofast -ffast-math
-flto -mfpmath=sse -funroll-loops -qopt-mem-layout-trans=4
-mbranches-within-32B-boundaries -ljemalloc
-L/usr/local/jemalloc64-5.0.1/lib
```

(Continued on next page)



# SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2021 Standard Performance Evaluation Corporation

**Hewlett Packard Enterprise**

(Test Sponsor: HPE)

**ProLiant DL110 Gen10 Plus**

(2.10 GHz, Intel Xeon Gold 5318Y)

**SPECrate®2017\_fp\_base = 166**

**SPECrate®2017\_fp\_peak = 173**

**CPU2017 License:** 3

**Test Sponsor:** HPE

**Tested by:** HPE

**Test Date:** Jun-2021

**Hardware Availability:** Jun-2021

**Software Availability:** Jun-2021

## Base Optimization Flags (Continued)

C++ benchmarks:

```
-w -m64 -Wl,-z,muldefs -xCORE-AVX512 -Ofast -ffast-math -flto
-mfpmath=sse -funroll-loops -qopt-mem-layout-trans=4
-mbranches-within-32B-boundaries -ljemalloc
-L/usr/local/jemalloc64-5.0.1/lib
```

Fortran benchmarks:

```
-w -m64 -Wl,-z,muldefs -xCORE-AVX512 -O3 -ipo -no-prec-div
-qopt-prefetch -ffinite-math-only
-qopt-multiple-gather-scatter-by-shuffles -qopt-mem-layout-trans=4
-nostandard-realloc-lhs -align array32byte -auto
-mbranches-within-32B-boundaries -ljemalloc
-L/usr/local/jemalloc64-5.0.1/lib
```

Benchmarks using both Fortran and C:

```
-w -m64 -std=c11 -Wl,-z,muldefs -xCORE-AVX512 -Ofast -ffast-math
-flto -mfpmath=sse -funroll-loops -qopt-mem-layout-trans=4 -O3 -ipo
-no-prec-div -qopt-prefetch -ffinite-math-only
-qopt-multiple-gather-scatter-by-shuffles
-mbranches-within-32B-boundaries -nostandard-realloc-lhs
-align array32byte -auto -ljemalloc -L/usr/local/jemalloc64-5.0.1/lib
```

Benchmarks using both C and C++:

```
-w -m64 -std=c11 -Wl,-z,muldefs -xCORE-AVX512 -Ofast -ffast-math
-flto -mfpmath=sse -funroll-loops -qopt-mem-layout-trans=4
-mbranches-within-32B-boundaries -ljemalloc
-L/usr/local/jemalloc64-5.0.1/lib
```

Benchmarks using Fortran, C, and C++:

```
-w -m64 -std=c11 -Wl,-z,muldefs -xCORE-AVX512 -Ofast -ffast-math
-flto -mfpmath=sse -funroll-loops -qopt-mem-layout-trans=4 -O3
-no-prec-div -qopt-prefetch -ffinite-math-only
-qopt-multiple-gather-scatter-by-shuffles
-mbranches-within-32B-boundaries -nostandard-realloc-lhs
-align array32byte -auto -ljemalloc -L/usr/local/jemalloc64-5.0.1/lib
```

## Peak Compiler Invocation

C benchmarks:

icx

C++ benchmarks:

icpx

(Continued on next page)



# SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2021 Standard Performance Evaluation Corporation

**Hewlett Packard Enterprise**

(Test Sponsor: HPE)

ProLiant DL110 Gen10 Plus

(2.10 GHz, Intel Xeon Gold 5318Y)

SPECrate®2017\_fp\_base = 166

SPECrate®2017\_fp\_peak = 173

CPU2017 License: 3

Test Sponsor: HPE

Tested by: HPE

Test Date: Jun-2021

Hardware Availability: Jun-2021

Software Availability: Jun-2021

## Peak Compiler Invocation (Continued)

Fortran benchmarks:

ifort

Benchmarks using both Fortran and C:

ifort icx

Benchmarks using both C and C++:

511.povray\_r: icpc icc

526.blender\_r: icpx icx

Benchmarks using Fortran, C, and C++:

icpx icx ifort

## Peak Portability Flags

Same as Base Portability Flags

## Peak Optimization Flags

C benchmarks:

519.lbm\_r: basepeak = yes

538.imagick\_r: basepeak = yes

544.nab\_r: -w -std=c11 -m64 -Wl,-z,muldefs -xCORE-AVX512 -flto

-Ofast -qopt-mem-layout-trans=4

-fimf-accuracy-bits=14:sqrt

-mbranches-within-32B-boundaries -ljemalloc

-L/usr/local/jemalloc64-5.0.1/lib

C++ benchmarks:

508.namd\_r: basepeak = yes

510.parest\_r: -w -m64 -Wl,-z,muldefs -xCORE-AVX512 -Ofast -ffast-math

-flto -mfpmath=sse -funroll-loops

-qopt-mem-layout-trans=4 -mbranches-within-32B-boundaries

-ljemalloc -L/usr/local/jemalloc64-5.0.1/lib

(Continued on next page)



# SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2021 Standard Performance Evaluation Corporation

**Hewlett Packard Enterprise**

(Test Sponsor: HPE)

ProLiant DL110 Gen10 Plus

(2.10 GHz, Intel Xeon Gold 5318Y)

SPECrate®2017\_fp\_base = 166

SPECrate®2017\_fp\_peak = 173

**CPU2017 License:** 3

**Test Sponsor:** HPE

**Tested by:** HPE

**Test Date:** Jun-2021

**Hardware Availability:** Jun-2021

**Software Availability:** Jun-2021

## Peak Optimization Flags (Continued)

Fortran benchmarks:

```
503.bwaves_r: -w -m64 -Wl,-z,muldefs -xCORE-AVX512 -O3 -ipo
-no-prec-div -qopt-prefetch -ffinite-math-only
-qopt-multiple-gather-scatter-by-shuffles
-qopt-mem-layout-trans=4 -nostandard-realloc-lhs
-align array32byte -auto -mbranches-within-32B-boundaries
-ljemalloc -L/usr/local/jemalloc64-5.0.1/lib
```

549.fotonik3d\_r: basepeak = yes

554.roms\_r: Same as 503.bwaves\_r

Benchmarks using both Fortran and C:

521.wrf\_r: basepeak = yes

527.cam4\_r: basepeak = yes

Benchmarks using both C and C++:

```
511.povray_r: -prof-gen(pass 1) -prof-use(pass 2) -xCORE-AVX512 -O3
-ipo -no-prec-div -qopt-prefetch -ffinite-math-only
-qopt-multiple-gather-scatter-by-shuffles
-qopt-mem-layout-trans=4 -mbranches-within-32B-boundaries
-L/usr/local/jemalloc64-5.0.1/lib -ljemalloc
```

526.blender\_r: basepeak = yes

Benchmarks using Fortran, C, and C++:

507.cactuBSSN\_r: basepeak = yes

The flags files that were used to format this result can be browsed at

<http://www.spec.org/cpu2017/flags/HPE-Platform-Flags-Intel-V1.0-ICX-revC.html>

[http://www.spec.org/cpu2017/flags/Intel-ic2021-official-linux64\\_revA.html](http://www.spec.org/cpu2017/flags/Intel-ic2021-official-linux64_revA.html)

You can also download the XML flags sources by saving the following links:

<http://www.spec.org/cpu2017/flags/HPE-Platform-Flags-Intel-V1.0-ICX-revC.xml>

[http://www.spec.org/cpu2017/flags/Intel-ic2021-official-linux64\\_revA.xml](http://www.spec.org/cpu2017/flags/Intel-ic2021-official-linux64_revA.xml)



# SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2021 Standard Performance Evaluation Corporation

**Hewlett Packard Enterprise**

(Test Sponsor: HPE)

**ProLiant DL110 Gen10 Plus**

(2.10 GHz, Intel Xeon Gold 5318Y)

**SPECrate®2017\_fp\_base = 166**

**SPECrate®2017\_fp\_peak = 173**

**CPU2017 License:** 3

**Test Sponsor:** HPE

**Tested by:** HPE

**Test Date:** Jun-2021

**Hardware Availability:** Jun-2021

**Software Availability:** Jun-2021

SPEC CPU and SPECrate are registered trademarks of the Standard Performance Evaluation Corporation. All other brand and product names appearing in this result are trademarks or registered trademarks of their respective holders.

For questions about this result, please contact the tester. For other inquiries, please contact [info@spec.org](mailto:info@spec.org).

Tested with SPEC CPU®2017 v1.1.8 on 2021-06-04 12:43:30-0400.

Report generated on 2021-07-06 18:41:56 by CPU2017 PDF formatter v6442.

Originally published on 2021-07-06.