# SPEC CPU®2017 Integer Rate Result

Copyright 2017-2021 Standard Performance Evaluation Corporation

## Tyrone Systems

(Test Sponsor: Netweb Pte Ltd)

Tyrone Camarero DS400E1U-224R4
(2.00 GHz,Intel Xeon Gold 5117)

SPECrate®2017_int_base = 147

SPECrate®2017_int_peak = 151

**CPU2017 License:** 006042
**Test Sponsor:** Netweb Pte Ltd
**Tested by:** Tyrone Systems

**Test Date:** Feb-2021
**Hardware Availability:** Aug-2020
**Software Availability:** Dec-2020




## Hardware

| | |
|---|---|
| CPU Name: | Intel Xeon Gold 5117 |
| Max MHz: | 2800 |
| Nominal: | 2000 |
| Enabled: | 28 cores, 2 chips, 2 threads/core |
| Orderable: | 1,2 (chip)s |
| Cache L1: | 32 KB I + 32 KB D on chip per core |
| L2: | 1 MB I+D on chip per core |
| L3: | 19.25 MB I+D on chip per chip |
| Other: | None |
| Memory: | 384 GB (12 x 32 GB 2Rx4 PC4-2933Y-R, running at 2400) |
| Storage: | 1 x 480 GB SATA SSD |
| Other: | None |

## Software

| | |
|---|---|
| OS: | CentOS Linux release 8.3.2011<br>Kernel 4.18.0-240.el8.x86_64<br>4.18.0-240.el8.x86_64 |
| Compiler: | C/C++: Version 19.1.1.217 of Intel C/C++ Compiler Build 20200306 for Linux;<br>Fortran: Version 19.1.1.217 of Intel Fortran Compiler Build 20200306 for Linux |
| Parallel: | No |
| Firmware: | Version 3.4 released Oct-2020 |
| File System: | xfs |
| System State: | Run level 3 (multi-user) |
| Base Pointers: | 64-bit |
| Peak Pointers: | 32/64-bit |
| Other: | jemalloc memory allocator V5.0.1 |
| Power Management: | BIOS set to prefer performance at the cost of additional power usage. |

# SPEC CPU®2017 Integer Rate Result

Copyright 2017-2021 Standard Performance Evaluation Corporation

Tyrone Systems
(Test Sponsor: Netweb Pte Ltd)
Tyrone Camarero DS400E1U-224R4
(2.00 GHz,Intel Xeon Gold 5117)

SPECrate®2017_int_base = 147

SPECrate®2017_int_peak = 151

**CPU2017 License:** 006042
**Test Sponsor:** Netweb Pte Ltd
**Tested by:** Tyrone Systems

**Test Date:** Feb-2021
**Hardware Availability:** Aug-2020
**Software Availability:** Dec-2020

## Results Table

| Benchmark | Base | | | | | | | Peak | | | | | | |
|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
| | Copies | Seconds | Ratio | Seconds | Ratio | Seconds | Ratio | Copies | Seconds | Ratio | Seconds | Ratio | Seconds | Ratio |
| 500.perlbench_r | 56 | 910 | 98.0 | **912** | **97.8** | 916 | 97.3 | 56 | **767** | **116** | 768 | 116 | 767 | 116 |
| 502.gcc_r | 56 | 659 | 120 | 654 | 121 | **658** | **120** | 56 | 594 | 133 | **595** | **133** | 596 | 133 |
| 505.mcf_r | 56 | 347 | 261 | 343 | 263 | **347** | **261** | 56 | 347 | 261 | 343 | 263 | **347** | **261** |
| 520.omnetpp_r | 56 | 691 | 106 | 695 | 106 | **694** | **106** | 56 | 691 | 106 | 695 | 106 | **694** | **106** |
| 523.xalancbmk_r | 56 | 299 | 198 | 300 | 197 | **299** | **198** | 56 | 299 | 198 | 300 | 197 | **299** | **198** |
| 525.x264_r | 56 | 357 | 274 | 338 | 290 | **352** | **278** | 56 | 349 | 281 | 357 | 275 | **350** | **280** |
| 531.deepsjeng_r | 56 | **580** | **111** | 579 | 111 | 580 | 111 | 56 | **580** | **111** | 579 | 111 | 580 | 111 |
| 541.leela_r | 56 | 893 | 104 | **901** | **103** | 901 | 103 | 56 | 893 | 104 | **901** | **103** | 901 | 103 |
| 548.exchange2_r | 56 | 562 | 261 | **562** | **261** | 561 | 261 | 56 | 562 | 261 | **562** | **261** | 561 | 261 |
| 557.xz_r | 56 | 693 | 87.3 | **688** | **87.9** | 687 | 88.1 | 56 | 676 | 89.4 | 675 | 89.6 | **676** | **89.5** |

**SPECrate®2017_int_base = 147**

**SPECrate®2017_int_peak = 151**

Results appear in the order in which they were run. Bold underlined text indicates a median measurement.

## Compiler Notes

```
The inconsistent Compiler version information under Compiler Version
section is due to a discrepancy in Intel Compiler.
The correct version of C/C++ compiler is: Version 19.1.1.217 Build 20200306 Compiler for Linux
The correct version of Fortran compiler is: Version 19.1.1.217 Build 20200306 Compiler for Linux
```

## Submit Notes

```
The numactl mechanism was used to bind copies to processors. The config file option 'submit'
was used to generate numactl commands to bind each copy to a specific processor.
For details, please see the config file.
```

## Operating System Notes

```
Stack size set to unlimited using "ulimit -s unlimited"
```

## Environment Variables Notes

```
Environment variables set by runcpu before the start of the run:
LD_LIBRARY_PATH =
      "/home/cpu2017/lib/intel64:/home/cpu2017/lib/ia32:/home/cpu2017/je5.0.1-
      32"
MALLOC_CONF = "retain:true"
```

## General Notes

```
Binaries compiled on a system with 2x Intel Cascade Lake CPU 4214R + 384 GB RAM
memory using Centos 8.2 x86_64
Transparent Huge Pages enabled by default
Prior to runcpu invocation
Filesystem page cache synced and cleared with:
sync; echo 3>       /proc/sys/vm/drop_caches
runcpu command invoked through numactl i.e.:
numactl --interleave=all runcpu <etc>
Yes: The test sponsor attests, as of date of publication, that CVE-2017-5754 (Meltdown)
is mitigated in the system as tested and documented.
Yes: The test sponsor attests, as of date of publication, that CVE-2017-5753 (Spectre variant 1)
is mitigated in the system as tested and documented.
Yes: The test sponsor attests, as of date of publication, that CVE-2017-5715 (Spectre variant 2)
is mitigated in the system as tested and documented.
jemalloc, a general purpose malloc implementation
built with the RedHat Enterprise 7.5, and the system compiler gcc 4.8.5
sources available from jemalloc.net or https://github.com/jemalloc/jemalloc/releases
```

## Platform Notes

```
BIOS Settings:
Power Technology = Custom
Power Performance Tuning = BIOS Controls EPB
ENERGY_PERF_BIAS_CFG mode = Extreme Performance
SNC = Enable
Stale AtoS = Disable
IMC Interleaving = 1-way Interleave
Patrol Scrub = Disable

 Sysinfo program /home/cpu2017/bin/sysinfo
 Rev: r6538 of 2020-09-24 e8664e66d2d7080afeaa89d4b38e2f1c
 running on spec Thu Feb 25 17:36:56 2021

 SUT (System Under Test) info as seen by some common utilities.
 For more information on this section, see
    https://www.spec.org/cpu2017/Docs/config.html#sysinfo

 From /proc/cpuinfo
    model name : Intel(R) Xeon(R) Gold 5117 CPU @ 2.00GHz
       2  "physical id"s (chips)
       56 "processors"
    cores, siblings (Caution: counting these is hw and system dependent. The following
    excerpts from /proc/cpuinfo might not be reliable.  Use with caution.)
       cpu cores : 14
       siblings  : 28
       physical 0: cores 0 1 2 3 4 5 6 8 9 10 11 12 13 14
```

**(Continued on next page)**

## Platform Notes (Continued)

```
       physical 1: cores 0 1 2 3 4 5 6 8 9 10 11 12 13 14

 From lscpu:
      Architecture:        x86_64
      CPU op-mode(s):      32-bit, 64-bit
      Byte Order:          Little Endian
      CPU(s):              56
      On-line CPU(s) list: 0-55
      Thread(s) per core:  2
      Core(s) per socket:  14
      Socket(s):           2
      NUMA node(s):        2
      Vendor ID:           GenuineIntel
      CPU family:          6
      Model:               85
      Model name:          Intel(R) Xeon(R) Gold 5117 CPU @ 2.00GHz
      Stepping:            4
      CPU MHz:             1231.760
      CPU max MHz:         2800.0000
      CPU min MHz:         800.0000
      BogoMIPS:            4000.00
      Virtualization:      VT-x
      L1d cache:           32K
      L1i cache:           32K
      L2 cache:            1024K
      L3 cache:            19712K
      NUMA node0 CPU(s):   0-13,28-41
      NUMA node1 CPU(s):   14-27,42-55
      Flags:               fpu vme de pse tsc msr pae mce cx8 apic sep mtrr pge mca cmov
      pat pse36 clflush dts acpi mmx fxsr sse sse2 ss ht tm pbe syscall nx pdpe1gb rdtscp
      lm constant_tsc art arch_perfmon pebs bts rep_good nopl xtopology nonstop_tsc cpuid
      aperfmperf pni pclmulqdq dtes64 monitor ds_cpl vmx smx est tm2 ssse3 sdbg fma cx16
      xtpr pdcm pcid dca sse4_1 sse4_2 x2apic movbe popcnt tsc_deadline_timer aes xsave
      avx f16c rdrand lahf_lm abm 3dnowprefetch cpuid_fault epb cat_l3 cdp_l3
      invpcid_single pti intel_ppin ssbd mba ibrs ibpb stibp tpr_shadow vnmi flexpriority
      ept vpid ept_ad fsgsbase tsc_adjust bmi1 hle avx2 smep bmi2 erms invpcid rtm cqm mpx
      rdt_a avx512f avx512dq rdseed adx smap clflushopt clwb intel_pt avx512cd avx512bw
      avx512vl xsaveopt xsavec xgetbv1 xsaves cqm_llc cqm_occup_llc cqm_mbm_total
      cqm_mbm_local dtherm ida arat pln pts pku ospke md_clear flush_l1d

 /proc/cpuinfo cache data
    cache size : 19712 KB

 From numactl --hardware  WARNING: a numactl 'node' might or might not correspond to a
 physical chip.
   available: 2 nodes (0-1)
   node 0 cpus: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 28 29 30 31 32 33 34 35 36 37 38 39 40 41
```

**(Continued on next page)**

## Platform Notes (Continued)

```
   node 0 size: 183414 MB
   node 0 free: 191277 MB
   node 1 cpus: 14 15 16 17 18 19 20 21 22 23 24 25 26 27 42 43 44 45 46 47 48 49 50 51 52
   53 54 55
   node 1 size: 183603 MB
   node 1 free: 192932 MB
   node distances:
   node   0   1
     0:  10  21
     1:  21  10

 From /proc/meminfo
    MemTotal:       394864892 kB
    HugePages_Total:       0
    Hugepagesize:       2048 kB

 /sbin/tuned-adm active
     Current active profile: throughput-performance

 /sys/devices/system/cpu/cpu*/cpufreq/scaling_governor has
    performance

 From /etc/*release* /etc/*version*
    centos-release: CentOS Linux release 8.3.2011
    centos-release-upstream: Derived from Red Hat Enterprise Linux 8.3
    os-release:
       NAME="CentOS Linux"
       VERSION="8"
       ID="centos"
       ID_LIKE="rhel fedora"
       VERSION_ID="8"
       PLATFORM_ID="platform:el8"
       PRETTY_NAME="CentOS Linux 8"
       ANSI_COLOR="0;31"
    redhat-release: CentOS Linux release 8.3.2011
    system-release: CentOS Linux release 8.3.2011
    system-release-cpe: cpe:/o:centos:centos:8

 uname -a:
    Linux spec 4.18.0-240.el8.x86_64 #1 SMP Fri Sep 25 19:48:47 UTC 2020 x86_64 x86_64
    x86_64 GNU/Linux

 Kernel self-reported vulnerability status:

 CVE-2018-12207 (iTLB Multihit):                 KVM: Mitigation: Split huge pages
 CVE-2018-3620 (L1 Terminal Fault):               Mitigation: PTE Inversion; VMX:
                                                  conditional cache flushes, SMT
```

**(Continued on next page)**

## Platform Notes (Continued)

```
                                                 vulnerable
 Microarchitectural Data Sampling:               Mitigation: Clear CPU buffers; SMT
                                                 vulnerable
 CVE-2017-5754 (Meltdown):                       Mitigation: PTI
 CVE-2018-3639 (Speculative Store Bypass):       Mitigation: Speculative Store
                                                 Bypass disabled via prctl and
                                                 seccomp
 CVE-2017-5753 (Spectre variant 1):              Mitigation: usercopy/swapgs
                                                 barriers and __user pointer
                                                 sanitization
 CVE-2017-5715 (Spectre variant 2):              Mitigation: Full generic
                                                 retpoline, IBPB: conditional,
                                                 IBRS_FW, STIBP: conditional, RSB
                                                 filling
 CVE-2020-0543 (Special Register Buffer Data Sampling): Not affected
 CVE-2019-11135 (TSX Asynchronous Abort):        Mitigation: Clear CPU buffers; SMT
                                                 vulnerable

 run-level 3 Feb 25 17:35

 SPEC is set to: /home/cpu2017
    Filesystem          Type  Size  Used Avail Use% Mounted on
    /dev/mapper/cl-home xfs   372G  196G  176G  53% /home

 From /sys/devices/virtual/dmi/id
     Vendor:         Tyrone Systems
     Product:        Tyrone Camarero DS400E1
     Serial:         S263875X9527668

 Additional information from dmidecode follows.  WARNING: Use caution when you interpret
 this section. The 'dmidecode' program reads system data which is "intended to allow
 hardware to be accurately determined", but the intent may not be met, as there are
 frequent changes to hardware, firmware, and the "DMTF SMBIOS" standard.
   Memory:
     12x NO DIMM NO DIMM
     12x Samsung M393A4K40CB2-CVF 32 GB 2 rank 2933, configured at 2400

 BIOS:
    BIOS Vendor:       American Megatrends Inc.
    BIOS Version:      3.4
    BIOS Date:         10/30/2020
    BIOS Revision:     5.14

 (End of data from sysinfo program)
```

## Compiler Version Notes

```
==============================================================================
C       | 502.gcc_r(peak)
------------------------------------------------------------------------------
Intel(R) C Compiler for applications running on IA-32, Version 2021.1 NextGen
  Build 20200304
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.
------------------------------------------------------------------------------

==============================================================================
C       | 500.perlbench_r(base) 502.gcc_r(base) 505.mcf_r(base, peak)
        | 525.x264_r(base, peak) 557.xz_r(base)
------------------------------------------------------------------------------
Intel(R) C Compiler for applications running on Intel(R) 64, Version 2021.1
  NextGen Build 20200304
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.
------------------------------------------------------------------------------

==============================================================================
C       | 500.perlbench_r(peak) 557.xz_r(peak)
------------------------------------------------------------------------------
Intel(R) C Intel(R) 64 Compiler for applications running on Intel(R) 64,
  Version 19.1.1.217 Build 20200306
Copyright (C) 1985-2020 Intel Corporation.  All rights reserved.
------------------------------------------------------------------------------

==============================================================================
C       | 502.gcc_r(peak)
------------------------------------------------------------------------------
Intel(R) C Compiler for applications running on IA-32, Version 2021.1 NextGen
  Build 20200304
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.
------------------------------------------------------------------------------

==============================================================================
C       | 500.perlbench_r(base) 502.gcc_r(base) 505.mcf_r(base, peak)
        | 525.x264_r(base, peak) 557.xz_r(base)
------------------------------------------------------------------------------
Intel(R) C Compiler for applications running on Intel(R) 64, Version 2021.1
  NextGen Build 20200304
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.
------------------------------------------------------------------------------

==============================================================================
C       | 500.perlbench_r(peak) 557.xz_r(peak)
------------------------------------------------------------------------------
Intel(R) C Intel(R) 64 Compiler for applications running on Intel(R) 64,
  Version 19.1.1.217 Build 20200306
```

**(Continued on next page)**

## Compiler Version Notes (Continued)

```
Copyright (C) 1985-2020 Intel Corporation.  All rights reserved.
------------------------------------------------------------------------------

==============================================================================
C       | 502.gcc_r(peak)
------------------------------------------------------------------------------
Intel(R) C Compiler for applications running on IA-32, Version 2021.1 NextGen
  Build 20200304
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.
------------------------------------------------------------------------------

==============================================================================
C       | 500.perlbench_r(base) 502.gcc_r(base) 505.mcf_r(base, peak)
        | 525.x264_r(base, peak) 557.xz_r(base)
------------------------------------------------------------------------------
Intel(R) C Compiler for applications running on Intel(R) 64, Version 2021.1
  NextGen Build 20200304
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.
------------------------------------------------------------------------------

==============================================================================
C       | 500.perlbench_r(peak) 557.xz_r(peak)
------------------------------------------------------------------------------
Intel(R) C Intel(R) 64 Compiler for applications running on Intel(R) 64,
  Version 19.1.1.217 Build 20200306
Copyright (C) 1985-2020 Intel Corporation.  All rights reserved.
------------------------------------------------------------------------------

==============================================================================
C++     | 520.omnetpp_r(base, peak) 523.xalancbmk_r(base, peak)
        | 531.deepsjeng_r(base, peak) 541.leela_r(base, peak)
------------------------------------------------------------------------------
Intel(R) C++ Compiler for applications running on Intel(R) 64, Version 2021.1
  NextGen Build 20200304
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.
------------------------------------------------------------------------------

==============================================================================
Fortran | 548.exchange2_r(base, peak)
------------------------------------------------------------------------------
Intel(R) Fortran Intel(R) 64 Compiler for applications running on Intel(R)
  64, Version 19.1.1.217 Build 20200306
Copyright (C) 1985-2020 Intel Corporation.  All rights reserved.
------------------------------------------------------------------------------
```

## Base Compiler Invocation

C benchmarks:
icc

C++ benchmarks:
icpc

Fortran benchmarks:
ifort

## Base Portability Flags

500.perlbench_r: -DSPEC_LP64 -DSPEC_LINUX_X64
502.gcc_r: -DSPEC_LP64
505.mcf_r: -DSPEC_LP64
520.omnetpp_r: -DSPEC_LP64
523.xalancbmk_r: -DSPEC_LP64 -DSPEC_LINUX
525.x264_r: -DSPEC_LP64
531.deepsjeng_r: -DSPEC_LP64
541.leela_r: -DSPEC_LP64
548.exchange2_r: -DSPEC_LP64
557.xz_r: -DSPEC_LP64

## Base Optimization Flags

C benchmarks:
-m64 -qnextgen -std=c11
-Wl,-plugin-opt=-x86-branches-within-32B-boundaries -Wl,-z,muldefs
-xCORE-AVX512 -O3 -ffast-math -flto -mfpmath=sse -funroll-loops
-fuse-ld=gold -qopt-mem-layout-trans=4
-L/usr/local/IntelCompiler19/compilers_and_libraries_2020.1.217/linux/compiler/lib/intel64_lin
-lqkmalloc

C++ benchmarks:
-m64 -qnextgen -Wl,-plugin-opt=-x86-branches-within-32B-boundaries
-Wl,-z,muldefs -xCORE-AVX512 -O3 -ffast-math -flto -mfpmath=sse
-funroll-loops -fuse-ld=gold -qopt-mem-layout-trans=4
-L/usr/local/IntelCompiler19/compilers_and_libraries_2020.1.217/linux/compiler/lib/intel64_lin
-lqkmalloc

Fortran benchmarks:
-m64 -Wl,-plugin-opt=-x86-branches-within-32B-boundaries -Wl,-z,muldefs
-xCORE-AVX512 -O3 -ipo -no-prec-div -qopt-mem-layout-trans=4

**(Continued on next page)**

## Base Optimization Flags (Continued)

Fortran benchmarks (continued):
-nostandard-realloc-lhs -align array32byte -auto
-mbranches-within-32B-boundaries
-L/usr/local/IntelCompiler19/compilers_and_libraries_2020.1.217/linux/compiler/lib/intel64_lin
-lqkmalloc

## Peak Compiler Invocation

C benchmarks:
icc

C++ benchmarks:
icpc

Fortran benchmarks:
ifort

## Peak Portability Flags

500.perlbench_r: -DSPEC_LP64 -DSPEC_LINUX_X64
502.gcc_r: -D_FILE_OFFSET_BITS=64
505.mcf_r: -DSPEC_LP64
520.omnetpp_r: -DSPEC_LP64
523.xalancbmk_r: -DSPEC_LP64 -DSPEC_LINUX
525.x264_r: -DSPEC_LP64
531.deepsjeng_r: -DSPEC_LP64
541.leela_r: -DSPEC_LP64
548.exchange2_r: -DSPEC_LP64
557.xz_r: -DSPEC_LP64

## Peak Optimization Flags

C benchmarks:

500.perlbench_r: -Wl,-z,muldefs -prof-gen(pass 1) -prof-use(pass 2)
-xCORE-AVX512 -ipo -O3 -no-prec-div
-qopt-mem-layout-trans=4 -fno-strict-overflow
-mbranches-within-32B-boundaries
-L/usr/local/IntelCompiler19/compilers_and_libraries_2020.1.217/linux/compiler/lib/intel64_lin
-lqkmalloc

**(Continued on next page)**

## Peak Optimization Flags (Continued)

502.gcc_r: `-m32 -L/usr/local/IntelCompiler19/compilers_and_libraries_2020.1.217/linux/compiler/lib/ia32_lin -std=gnu89 -Wl,-plugin-opt=-x86-branches-within-32B-boundaries -Wl,-z,muldefs -fprofile-generate`(pass 1) `-fprofile-use=default.profdata`(pass 2) `-xCORE-AVX512 -flto -Ofast`(pass 1) `-O3 -ffast-math -qnextgen -fuse-ld=gold -qopt-mem-layout-trans=4 -L/usr/local/je5.0.1-32/lib -ljemalloc`

505.mcf_r: `basepeak = yes`

525.x264_r: `-m64 -qnextgen -std=c11 -Wl,-plugin-opt=-x86-branches-within-32B-boundaries -Wl,-z,muldefs -xCORE-AVX512 -flto -O3 -ffast-math -fuse-ld=gold -qopt-mem-layout-trans=4 -fno-alias -L/usr/local/IntelCompiler19/compilers_and_libraries_2020.1.217/linux/compiler/lib/intel64_lin -lqkmalloc`

557.xz_r: `-Wl,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-mem-layout-trans=4 -mbranches-within-32B-boundaries -L/usr/local/IntelCompiler19/compilers_and_libraries_2020.1.217/linux/compiler/lib/intel64_lin -lqkmalloc`

C++ benchmarks:

520.omnetpp_r: `basepeak = yes`

523.xalancbmk_r: `basepeak = yes`

531.deepsjeng_r: `basepeak = yes`

541.leela_r: `basepeak = yes`

Fortran benchmarks:

548.exchange2_r: `basepeak = yes`

The flags files that were used to format this result can be browsed at
`http://www.spec.org/cpu2017/flags/Intel-ic19.1u1-official-linux64_revA.html`
`http://www.spec.org/cpu2017/flags/Tyrone-Platform-Settings-V1.2-CLX-revB.html`

You can also download the XML flags sources by saving the following links:
http://www.spec.org/cpu2017/flags/Intel-ic19.1u1-official-linux64_revA.xml
http://www.spec.org/cpu2017/flags/Tyrone-Platform-Settings-V1.2-CLX-revB.xml


SPEC CPU and SPECrate are registered trademarks of the Standard Performance Evaluation Corporation. All other brand and product names appearing in this result are trademarks or registered trademarks of their respective holders.


For questions about this result, please contact the tester. For other inquiries, please contact info@spec.org.

Tested with SPEC CPU®2017 v1.1.5 on 2021-02-25 07:06:56-0500.
Report generated on 2021-03-16 15:28:44 by CPU2017 PS formatter v6255.
Originally published on 2021-03-16.