Tyrone Systems
(Test Sponsor: Netweb Pte Ltd)
Tyrone Camarero DS400E1U-224R4
(2.40 GHz, Intel Xeon Gold 6240R)

<table>
<thead>
<tr>
<th>CPU2017 License</th>
<th>Test Date</th>
<th>Hardware Availability</th>
</tr>
</thead>
<tbody>
<tr>
<td>006042</td>
<td>Feb-2021</td>
<td>Aug-2020</td>
</tr>
</tbody>
</table>

| SPECspeed®2017_fp_base | 139 | SPECspeed®2017_fp_peak | 142 |

**Hardware**
- CPU Name: Intel Xeon Gold 6240R
- Max MHz: 4000
- Nominal: 2400
- Enabled: 48 cores, 2 chips, 2 threads/core
- Orderable: 1.2 (chip(s)
- Cache L1: 32 KB I + 32 KB D on chip per core
- L2: 1 MB I+D on chip per core
- L3: 35.75 MB I+D on chip per chip
- Other: None
- Memory: 384 GB (12 x 32 GB 2Rx4 PC4-2933Y-R)
- Storage: 1 x 480 GB SATA SSD
- Other: None

**Software**
- OS: CentOS Linux release 8.3.2011 4.18.0-240.el8.x86_64
- Compiler: C/C++; Version 19.1.1.217 of Intel C/C++ Compiler for Linux Build 20200306;
- Fortran: Version 19.1.1.217 of Intel Fortran Compiler for Linux Build 20200306;
- Parallel: Yes
- Firmware: Version 3.4 released Oct-2020
- File System: xfs
- System State: Run level 3 (multi-user)
- Base Pointers: 64-bit
- Peak Pointers: 64-bit
- Other: jemalloc memory allocator V5.0.1
- Power Management: BIOS set to prefer performance at the cost of additional power usage
SPEC CPU®2017 Floating Point Speed Result

Tyrone Systems
(Test Sponsor: Netweb Pte Ltd)
Tyrone Camarero DS400E1U-224R4
(2.40 GHz,Intel Xeon Gold 6240R)

SPECspeed®2017_fp_base = 139
SPECspeed®2017_fp_peak = 142

## Results Table

<table>
<thead>
<tr>
<th>Benchmark</th>
<th>Threads</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Threads</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Seconds</th>
<th>Ratio</th>
</tr>
</thead>
<tbody>
<tr>
<td>603.bwaves_s</td>
<td>48</td>
<td>116</td>
<td>508</td>
<td>116</td>
<td>509</td>
<td>116</td>
<td>509</td>
<td>48</td>
<td>116</td>
<td>507</td>
<td>114</td>
<td>519</td>
<td>114</td>
<td>515</td>
<td></td>
<td></td>
</tr>
<tr>
<td>607.cactuBSSN_s</td>
<td>48</td>
<td>99.5</td>
<td>168</td>
<td>100</td>
<td>167</td>
<td>100</td>
<td>167</td>
<td>48</td>
<td>99.5</td>
<td>168</td>
<td>100</td>
<td>167</td>
<td>99.7</td>
<td>167</td>
<td></td>
<td></td>
</tr>
<tr>
<td>619.lbm_s</td>
<td>48</td>
<td>53.4</td>
<td>98.0</td>
<td>54.0</td>
<td>97.0</td>
<td>57.9</td>
<td>90.5</td>
<td>48</td>
<td>53.4</td>
<td>98.0</td>
<td>54.0</td>
<td>97.0</td>
<td>97.9</td>
<td>90.5</td>
<td></td>
<td></td>
</tr>
<tr>
<td>621.wrf_s</td>
<td>48</td>
<td>103</td>
<td>128</td>
<td>101</td>
<td>130</td>
<td>101</td>
<td>131</td>
<td>48</td>
<td>98.8</td>
<td>134</td>
<td>98.3</td>
<td>135</td>
<td>98.4</td>
<td>134</td>
<td></td>
<td></td>
</tr>
<tr>
<td>627.cam4_s</td>
<td>48</td>
<td>80.8</td>
<td>110</td>
<td>80.7</td>
<td>110</td>
<td>80.4</td>
<td>110</td>
<td>48</td>
<td>80.8</td>
<td>110</td>
<td>80.7</td>
<td>110</td>
<td>80.4</td>
<td>110</td>
<td></td>
<td></td>
</tr>
<tr>
<td>628.pop2_s</td>
<td>48</td>
<td>178</td>
<td>66.5</td>
<td>177</td>
<td>67.0</td>
<td>179</td>
<td>66.3</td>
<td>48</td>
<td>178</td>
<td>66.5</td>
<td>177</td>
<td>67.0</td>
<td>179</td>
<td>66.3</td>
<td></td>
<td></td>
</tr>
<tr>
<td>638.imagick_s</td>
<td>48</td>
<td>133</td>
<td>108</td>
<td>133</td>
<td>109</td>
<td>132</td>
<td>109</td>
<td>48</td>
<td>133</td>
<td>108</td>
<td>133</td>
<td>109</td>
<td>132</td>
<td>109</td>
<td></td>
<td></td>
</tr>
<tr>
<td>644.nab_s</td>
<td>48</td>
<td>63.9</td>
<td>274</td>
<td>63.9</td>
<td>274</td>
<td>63.9</td>
<td>273</td>
<td>96</td>
<td>57.2</td>
<td>306</td>
<td>56.7</td>
<td>308</td>
<td>57.2</td>
<td>305</td>
<td></td>
<td></td>
</tr>
<tr>
<td>649.fotonik3d_s</td>
<td>48</td>
<td>117</td>
<td>77.8</td>
<td>118</td>
<td>77.0</td>
<td>115</td>
<td>79.2</td>
<td>48</td>
<td>115</td>
<td>79.0</td>
<td>116</td>
<td>78.7</td>
<td>116</td>
<td>78.9</td>
<td></td>
<td></td>
</tr>
<tr>
<td>654.roms_s</td>
<td>48</td>
<td>104</td>
<td>151</td>
<td>106</td>
<td>148</td>
<td>104</td>
<td>152</td>
<td>48</td>
<td>104</td>
<td>151</td>
<td>106</td>
<td>148</td>
<td>104</td>
<td>152</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Results appear in the order in which they were run. Bold underlined text indicates a median measurement.

### Operating System Notes
Stack size set to unlimited using "ulimit -s unlimited"

### Environment Variables Notes
Environment variables set by runcpu before the start of the run:
- KMP_AFFINITY = "granularity=fine,compact,1,0"
- LD_LIBRARY_PATH = "/home/cpu2017/lib/intel64:/home/cpu2017/je5.0.1-64"
- MALLOC_CONF = "retain:true"
- OMP_STACKSIZE = "192M"

### General Notes
Binaries compiled on a system with 2x Intel Cascade Lake CPU 4214R + 384GB RAM memory using Centos 8.2 x86_64
Transparent Huge Pages enabled by default
Prior to runcpu invocation
Files system page cache synced and cleared with:
sync; echo 3>/proc/sys/vm/drop_caches
runcpu command invoked through numactl i.e.:
numactl --interleave=all runcpu <etc>

NA: The test sponsor attests, as of date of publication, that CVE-2017-5754 (Meltdown) is mitigated in the system as tested and documented.
Yes: The test sponsor attests, as of date of publication, that CVE-2017-5753 (Spectre variant 1) is mitigated in the system as tested and documented.
Yes: The test sponsor attests, as of date of publication, that CVE-2017-5715 (Spectre variant 2) is mitigated in the system as tested and documented.

(Continued on next page)
## General Notes (Continued)

jemalloc, a general purpose malloc implementation
built with the Centos 8.2 x86_64, and the system compiler gcc 4.8.5

## Platform Notes

### BIOS Settings:
- Power Technology = Custom
- Power Performance Tuning = BIOS Controls EPB
- ENERGY_PERF_BIAS_CFG mode = Extreme Performance
- SNC = Enable
- Stale AtoS = Disable
- IMC Interleaving = 1-way Interleave
- Patrol Scrub = Disable

Sysinfo program /home/cpu2017/bin/sysinfo
Rev: r6538 of 2020-09-24 e8664e66d2d7080afeaa89d4b38e2f1c
running on spec Wed Feb 10 15:08:29 2021

SUT (System Under Test) info as seen by some common utilities.
For more information on this section, see
https://www.spec.org/cpu2017/Docs/config.html#sysinfo

From /proc/cpuinfo
- model name: Intel(R) Xeon(R) Gold 6240R CPU @ 2.40GHz
  - 2 "physical id"s (chips)
  - 96 "processors"
- cores, siblings (Caution: counting these is hw and system dependent. The following excerpts from /proc/cpuinfo might not be reliable. Use with caution.)
  - cpu cores: 24
  - siblings: 48
  - physical 0: cores 0 1 2 3 4 5 6 8 9 10 11 12 13 16 17 18 19 20 21 25 26 27 28 29
  - physical 1: cores 0 1 2 3 4 5 6 9 10 11 12 13 16 17 18 19 20 21 24 25 26 27 28 29

From lscpu:
- Architecture: x86_64
- CPU op-mode(s): 32-bit, 64-bit
- Byte Order: Little Endian
- CPU(s): 96
- On-line CPU(s) list: 0-95
- Thread(s) per core: 2
- Core(s) per socket: 24
- Socket(s): 2
- NUMA node(s): 4
- Vendor ID: GenuineIntel
- CPU family: 6

(Continued on next page)
### Platform Notes (Continued)

<table>
<thead>
<tr>
<th>Field</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>Model</td>
<td>85</td>
</tr>
<tr>
<td>Model name</td>
<td>Intel(R) Xeon(R) Gold 6240R CPU @ 2.40GHz</td>
</tr>
<tr>
<td>Stepping</td>
<td>7</td>
</tr>
<tr>
<td>CPU MHz</td>
<td>3200.018</td>
</tr>
<tr>
<td>CPU max MHz</td>
<td>4000.0000</td>
</tr>
<tr>
<td>CPU min MHz</td>
<td>1000.0000</td>
</tr>
<tr>
<td>BogoMIPS</td>
<td>4800.00</td>
</tr>
<tr>
<td>Virtualization</td>
<td>VT-x</td>
</tr>
<tr>
<td>L1d cache</td>
<td>32K</td>
</tr>
<tr>
<td>L1i cache</td>
<td>32K</td>
</tr>
<tr>
<td>L2 cache</td>
<td>1024K</td>
</tr>
<tr>
<td>L3 cache</td>
<td>36608K</td>
</tr>
<tr>
<td>NUMA node0 CPU(s)</td>
<td>0-3,7-9,13-15,19,20,48-51,55-57,61-63,67,68</td>
</tr>
<tr>
<td>NUMA node1 CPU(s)</td>
<td>4-6,10-12,16-18,21-23,52-54,58-60,64-66,69-71</td>
</tr>
<tr>
<td>NUMA node2 CPU(s)</td>
<td>24-27,31,32,36-38,42-44,72-75,79,80,84-86,90-92</td>
</tr>
<tr>
<td>NUMA node3 CPU(s)</td>
<td>28-30,33-35,39-41,45-47,76-78,81-83,87-89,93-95</td>
</tr>
<tr>
<td>Flags</td>
<td>fpu vme de pse tsc msr pae mce cx8 apic sep mtrr pge mca cmov pat pse36 clflush dts acpi mmx fxsr sse sse2 ss ht tm pbe syscall nx pdpe1gb rdtlsc lp constant_tsc art arch_perfmon pebs bts rep_good nopl xtopology nonstop_tsc cpuid aperfmpref perfctb cld tsc_deadline_timer aes xsave avx1 f16c rdrand lahf_lm abm smm prefetch cpuid_fault epb cat_l3 cdp_l3 invpcid_single intel_pinn ssbd mba ibrs ibpb stibp ibrs_enhanced fsgsbase tsc_adjust bmi1 hle avx2 smep bmi2 erms invpcid cqm mpx rdt_a avx512f avx512dq rdseed adx smap clflushopt clwb intel_pt avx512cd avx512bw avx512vl xsaves cqm_llc cqm_occult_llc cqm_mbb_total cqm_mbb_local dtherm ida arat pln pts pkd ospke avx512_vnni md_clear flush_l1d arch_capabilities</td>
</tr>
<tr>
<td>/proc/cpuinfo cache data</td>
<td></td>
</tr>
<tr>
<td>cache size</td>
<td>36608 KB</td>
</tr>
</tbody>
</table>

From numactl --hardware WARNING: a numactl 'node' might or might not correspond to a physical chip.

available: 4 nodes (0-3)
node 0 cpus: 0 1 2 3 7 8 9 13 14 15 19 20 48 49 50 51 55 56 57 61 62 63 67 68
node 0 size: 88897 MB
node 0 free: 78540 MB
node 1 cpus: 4 5 6 10 11 12 16 17 18 21 22 23 52 53 54 58 59 60 64 65 66 69 70 71
node 1 size: 91534 MB
node 1 free: 76731 MB
node 2 cpus: 24 25 26 27 31 32 36 37 38 42 43 44 72 73 74 75 79 80 84 85 86 90 91 92
node 2 size: 92224 MB
node 2 free: 81671 MB
node 3 cpus: 28 29 30 33 34 35 39 40 41 45 46 47 76 77 78 81 82 83 87 88 89 93 94 95
node 3 size: 91520 MB
node 3 free: 82184 MB
node distances:

(Continued on next page)
SPEC CPU®2017 Floating Point Speed Result

Tyrone Systems
(Test Sponsor: Netweb Pte Ltd)
Tyrone Camarero DS400E1U-224R4
(2.40 GHz, Intel Xeon Gold 6240R)
SPECspeed®2017_fp_base = 139
SPECspeed®2017_fp_peak = 142

CPU2017 License: 006042
Test Sponsor: Netweb Pte Ltd
Tested by: Tyrone Systems

From /proc/meminfo
MemTotal: 394855232 kB
HugePages_Total: 0
Hugepagesize: 2048 kB

/sbin/tuned-adm active
Current active profile: throughput-performance

From /etc/*release* /etc/*version*
centos-release: CentOS Linux release 8.3.2011
centos-release-upstream: Derived from Red Hat Enterprise Linux 8.3
os-release:
NAME="CentOS Linux"
VERSION="8"
ID="centos"
ID_LIKE="rhel fedora"
VERSION_ID="8"
PLATFORM_ID="platform:el8"
PRETTY_NAME="CentOS Linux 8"
ANSI_COLOR="0;31"
redhat-release: CentOS Linux release 8.3.2011
system-release: CentOS Linux release 8.3.2011
system-release-cpe: cpe:/o:centos:centos:8

uname -a:
Linux spec 4.18.0-240.el8.x86_64 #1 SMP Fri Sep 25 19:48:47 UTC 2020 x86_64 x86_64 GNU/Linux

Kernel self-reported vulnerability status:
CVE-2018-12207 (iTLB Multihit):
CVE-2018-3620 (L1 Terminal Fault):
Microarchitectural Data Sampling:
CVE-2017-5754 (Meltdown):
CVE-2018-3639 (Speculative Store Bypass):
CVE-2017-5753 (Spectre variant 1):

KVM: Mitigation: Split huge pages
Not affected
Not affected
Not affected
Mitigation: Speculative Store Bypass disabled via prctl and seccomp
Mitigation: usercopy/swapgs

(Continued on next page)
Platform Notes (Continued)

barriers and __user pointer sanitation
Mitigation: Enhanced IBRS, IBPB: conditional, RSB filling

CVE-2017-5715 (Spectre variant 2):

CVE-2020-0543 (Special Register Buffer Data Sampling): Not affected
CVE-2019-11135 (TSX Asynchronous Abort):
Mitigation: TSX disabled

run-level 3 Feb 8 17:14

SPEC is set to: /home/cpu2017
Filesystem          Type  Size  Used Avail Use% Mounted on
/dev/mapper/cl-home xfs   372G  154G  218G  42% /home

From /sys/devices/virtual/dmi/id
Vendor:         Tyrone Systems
Product:        Tyrone Camarero DS400E1
Serial:         S263875X9527668

Additional information from dmidecode follows. WARNING: Use caution when you interpret
this section. The 'dmidecode' program reads system data which is "intended to allow
hardware to be accurately determined", but the intent may not be met, as there are
frequent changes to hardware, firmware, and the "DMTF SMBIOS" standard.
Memory:
12x NO DIMM NO DIMM
12x Samsung M393A4K40CB2-CVF 32 GB 2 rank 2933, configured at 2934

BIOS:
BIOS Vendor: American Megatrends Inc.
BIOS Version: 3.4
BIOS Date: 10/30/2020
BIOS Revision: 5.14

(End of data from sysinfo program)

Compiler Version Notes

==============================================================================
| C               | 619.lbm_s(base, peak) 638.imagick_s(base, peak)
| 644.nab_s(base, peak) |
==============================================================================

Intel(R) C Intel(R) 64 Compiler for applications running on Intel(R) 64,
Version 19.1.1.217 Build 20200306
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

==============================================================================

(Continued on next page)
Compiler Version Notes (Continued)

C++, C, Fortran | 607.cactuBSSN_s(base, peak)
------------------------------------------------------------------------------
Intel(R) C++ Intel(R) 64 Compiler for applications running on Intel(R) 64, 
  Version 19.1.1.217 Build 20200306
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.
Intel(R) C Intel(R) 64 Compiler for applications running on Intel(R) 64, 
  Version 19.1.1.217 Build 20200306
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.
Intel(R) Fortran Intel(R) 64 Compiler for applications running on Intel(R) 
  64, Version 19.1.1.217 Build 20200306
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.
------------------------------------------------------------------------------

==============================================================================
Fortran | 603.bwaves_s(base, peak) 649.fotonik3d_s(base, peak) 
            654.roms_s(base, peak)
------------------------------------------------------------------------------
Intel(R) Fortran Intel(R) 64 Compiler for applications running on Intel(R) 
  64, Version 19.1.1.217 Build 20200306
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.
==============================================================================

==============================================================================
Fortran, C | 621.wrf_s(base, peak) 627.cam4_s(base, peak) 
                   628.pop2_s(base, peak)
------------------------------------------------------------------------------
Intel(R) Fortran Intel(R) 64 Compiler for applications running on Intel(R) 
  64, Version 19.1.1.217 Build 20200306
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.
Intel(R) C Intel(R) 64 Compiler for applications running on Intel(R) 64, 
  Version 19.1.1.217 Build 20200306
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.
------------------------------------------------------------------------------

Base Compiler Invocation

C benchmarks:
  icc

Fortran benchmarks:
  ifort

Benchmarks using both Fortran and C:
  ifort icc

(Continued on next page)
SPEC CPU®2017 Floating Point Speed Result

Copyright 2017-2021 Standard Performance Evaluation Corporation

Tyrone Systems
(Test Sponsor: Netweb Pte Ltd)
Tyrone Camarero DS400E1U-224R4
(2.40 GHz, Intel Xeon Gold 6240R)

SPECspeed®2017_fp_peak = 142
SPECspeed®2017_fp_base = 139

CPU2017 License: 006042
Test Sponsor: Netweb Pte Ltd
Tested by: Tyrone Systems

Test Date: Feb-2021
Hardware Availability: Aug-2020
Software Availability: Dec-2020

Base Compiler Invocation (Continued)
Benchmarks using Fortran, C, and C++:
icpc  icc  ifort

Base Portability Flags

603.bwaves_s: -DSPEC_LP64
607.cactuBSSN_s: -DSPEC_LP64
619.lbm_s: -DSPEC_LP64
611.wrf_s: -DSPEC_LP64 -DSPEC_CASE_FLAG -convert big_endian
627.cam4_s: -DSPEC_LP64 -DSPEC_CASE_FLAG
628.pop2_s: -DSPEC_LP64 -DSPEC_CASE_FLAG -convert big_endian
   -assume byterecl
638.imagick_s: -DSPEC_LP64
644.nab_s: -DSPEC_LP64
649.fotonik3d_s: -DSPEC_LP64
654.roms_s: -DSPEC_LP64

Base Optimization Flags

C benchmarks:
-m64 -std=c11 -xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-prefetch
-qfinite-math-only -qopt-mem-layout-trans=4 -qopenmp -DSPEC_OPENMP
-mbranches-within-32B-boundaries

Fortran benchmarks:
-m64 -Wl,-z,muldefs -DSPEC_OPENMP -xCORE-AVX512 -ipo -O3
-no-prec-div -qopt-prefetch -qfinite-math-only
-qopt-mem-layout-trans=4 -qopenmp -nostandard-realloc-lhs
-mbranches-within-32B-boundaries -L/usr/local/je5.0.1-64/lib -ljemalloc

Benchmarks using both Fortran and C:
-m64 -std=c11 -Wl,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div
-qopt-prefetch -qfinite-math-only -qopt-mem-layout-trans=4 -qopenmp
-DSPEC_OPENMP -mbranches-within-32B-boundaries -nostandard-realloc-lhs
-L/usr/local/je5.0.1-64/lib -ljemalloc

Benchmarks using Fortran, C, and C++:
-m64 -std=c11 -Wl,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div
-qopt-prefetch -qfinite-math-only -qopt-mem-layout-trans=4 -qopenmp
-DSPEC_OPENMP -mbranches-within-32B-boundaries -nostandard-realloc-lhs
-L/usr/local/je5.0.1-64/lib -ljemalloc
SPEC CPU®2017 Floating Point Speed Result

Copyright 2017-2021 Standard Performance Evaluation Corporation

Tyrone Systems
(Test Sponsor: Netweb Pte Ltd)
Tyrone Camarero DS400E1U-224R4
(2.40 GHz, Intel Xeon Gold 6240R)

SPECspeed®2017_fp_base = 139
SPECspeed®2017_fp_peak = 142

CPU2017 License: 006042
Test Sponsor: Netweb Pte Ltd
Tested by: Tyrone Systems

Test Date: Feb-2021
Hardware Availability: Aug-2020
Software Availability: Dec-2020

Peak Compiler Invocation

C benchmarks:
icc

Fortran benchmarks:
ifort

Benchmarks using both Fortran and C:
ifort icc

Benchmarks using Fortran, C, and C++:
icpc icc ifort

Peak Portability Flags

Same as Base Portability Flags

Peak Optimization Flags

C benchmarks:

619.lbm_s: basepeak = yes

638.imagick_s: basepeak = yes

644.nab_s: -m64 -std=c11 -Wl,-z,muldefs -xCORE-AVX512 -ipo -O3
-no-prec-div -qopt-prefetch -ffinite-math-only
-qopt-mem-layout-trans=4 -gopenmp -DSPEC_OPENMP
-mbranches-within-32B-boundaries
- Hồ/local/je5.0.1-64/lib -ljemalloc

Fortran benchmarks:

603.bwaves_s: -m64 -Wl,-z,muldefs -prof-gen(pass 1) -prof-use(pass 2)
-DSPEC_SUPPRESS_OPENMP -DSPEC_OPENMP -ipo -xCORE-AVX512
-O3 -no-prec-div -qopt-prefetch -ffinite-math-only
-qopt-mem-layout-trans=4 -gopenmp -nostandard-realloc-lhs
-mbranches-within-32B-boundaries
- Hồ/local/je5.0.1-64/lib -ljemalloc

649.fotonik3d_s: Same as 603.bwaves_s

(Continued on next page)
Peak Optimization Flags (Continued)

654.roms_s: basepeak = yes

Benchmarks using both Fortran and C:

621.wrf_s: -m64 -std=c11 -Wl,-z,muldefs -prof-gen(pass 1)
            -prof-use(pass 2) -ipo -xCORE-AVX512 -03 -no-prec-div
            -qopt-prefetch -ffinite-math-only -qopt-mem-layout-trans=4
            -DSPEC_SUPPRESS_OPENMP -qopenmp -DSPEC_OPENMP
            -mbranches-within-32B-boundaries -nostandard-realloc-lhs
            -L/usr/local/je5.0.1-64/lib -ljemalloc

627.cam4_s: basepeak = yes
628.pop2_s: basepeak = yes

Benchmarks using Fortran, C, and C++:

607.cactuBSSN_s: basepeak = yes

The flags files that were used to format this result can be browsed at
http://www.spec.org/cpu2017/flags/Tyrone-Platform-Settings-V1.2-CLX-revB.html

You can also download the XML flags sources by saving the following links:
http://www.spec.org/cpu2017/flags/Intel-ic19.1u1-official-linux64_revA.xml
http://www.spec.org/cpu2017/flags/Tyrone-Platform-Settings-V1.2-CLX-revB.xml

SPEC CPU and SPECspeed are registered trademarks of the Standard Performance Evaluation Corporation. All other brand and product names appearing in this result are trademarks or registered trademarks of their respective holders.

For questions about this result, please contact the tester. For other inquiries, please contact info@spec.org.

Tested with SPEC CPU®2017 v1.1.5 on 2021-02-10 04:38:28-0500.
Report generated on 2021-03-16 15:24:01 by CPU2017 PDF formatter v6255.
Originally published on 2021-03-16.