## SPEC CPU®2017 Integer Rate Result

### Hardware
- **CPU Name:** Intel Xeon Gold 6248R
- **Max MHz:** 4000
- **Nominal:** 3000
- **Enabled:** 48 cores, 2 chips, 2 threads/core
- **Orderable:** 1.2 (chip)s
- **Cache L1:** 32 KB I + 32 KB D on chip per core
- **L2:** 1 MB I+D on chip per core
- **L3:** 35.75 MB I+D on chip per chip
- **Other:** None
- **Memory:** 384 GB (12 x 32 GB 2Rx4 PC4-2933P-R)
- **Storage:** 1 x 480 GB SATA SSD
- **Other:** None

### Software
- **OS:** CentOS Linux release 8.2.2004 (Core)
- **Compiler:** C/C++: Version 19.1.1.217 of Intel C/C++ Compiler Build 20200306 for Linux;
  Fortran: Version 19.1.1.217 of Intel Fortran Compiler Build 20200306 for Linux
- **Parallel:** No
- **Firmware:** Version V8.102 released Jun-2020
- **File System:** xfs
- **System State:** Run level 3(multi-user)
- **Base Pointers:** 64-bit
- **Peak Pointers:** 32/64-bit
- **Other:** jemalloc memory allocator V5.0.1
- **Power Management:** Default

### Test System
- **Tyrone Systems**
- **DIT400TR-55RL**
- **(3.00 GHz,Intel Xeon Gold 6248R)**
- **CPU2017 License:** 006042
- **Test Sponsor:** Netweb Pte Ltd
- **Test Date:** Oct-2020
- **Hardware Availability:** Aug-2020
- **Tested by:** Tyrone Systems
- **Software Availability:** Jun-2020

### SPECrate®2017
- **SPECrate®2017_int_base = 321**
- **SPECrate®2017_int_peak = 333**

### Test Results

<table>
<thead>
<tr>
<th>Benchmark</th>
<th>Copies</th>
<th>SPECrate®2017_int_base</th>
<th>SPECrate®2017_int_peak</th>
</tr>
</thead>
<tbody>
<tr>
<td>500.perlbench_r</td>
<td>96</td>
<td></td>
<td></td>
</tr>
<tr>
<td>502.gcc_r</td>
<td>96</td>
<td>237</td>
<td>280</td>
</tr>
<tr>
<td>505.mcf_r</td>
<td>96</td>
<td></td>
<td></td>
</tr>
<tr>
<td>520.omnetpp_r</td>
<td>96</td>
<td></td>
<td></td>
</tr>
<tr>
<td>523.xalancbmk_r</td>
<td>96</td>
<td>186</td>
<td>418</td>
</tr>
<tr>
<td>525.x264_r</td>
<td>96</td>
<td></td>
<td></td>
</tr>
<tr>
<td>531.deepsjeng_r</td>
<td>96</td>
<td>264</td>
<td>678</td>
</tr>
<tr>
<td>541.leela_r</td>
<td>96</td>
<td></td>
<td></td>
</tr>
<tr>
<td>548.exchange2_r</td>
<td>96</td>
<td></td>
<td></td>
</tr>
<tr>
<td>557.xz_r</td>
<td>96</td>
<td>191</td>
<td>194</td>
</tr>
</tbody>
</table>
# SPEC CPU®2017 Integer Rate Result

**Tyrone Systems**  
(Test Sponsor: Netweb Pte Ltd)  
DIT400TR-55RL  
(3.00 GHz, Intel Xeon Gold 6248R)

---

**SPECrate®2017_int_base = 321**  
**SPECrate®2017_int_peak = 333**

---

## Results Table

<table>
<thead>
<tr>
<th>Benchmark</th>
<th>Copies</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Seconds</th>
<th>Ratio</th>
</tr>
</thead>
<tbody>
<tr>
<td>500.perlbench_r</td>
<td>96</td>
<td>685</td>
<td>223</td>
<td>691</td>
<td>221</td>
<td>686</td>
<td>223</td>
<td>96</td>
<td>584</td>
<td>262</td>
<td>585</td>
<td>261</td>
<td>585</td>
<td>261</td>
<td></td>
</tr>
<tr>
<td>502.gcc_r</td>
<td>96</td>
<td>573</td>
<td>237</td>
<td>574</td>
<td>237</td>
<td>575</td>
<td>236</td>
<td>96</td>
<td>486</td>
<td>280</td>
<td>485</td>
<td>280</td>
<td>485</td>
<td>280</td>
<td></td>
</tr>
<tr>
<td>505.mcf_r</td>
<td>96</td>
<td>298</td>
<td>520</td>
<td>296</td>
<td>524</td>
<td>298</td>
<td>520</td>
<td>96</td>
<td>298</td>
<td>520</td>
<td>296</td>
<td>524</td>
<td>298</td>
<td>520</td>
<td></td>
</tr>
<tr>
<td>520.omnetpp_r</td>
<td>96</td>
<td>678</td>
<td>186</td>
<td>687</td>
<td>183</td>
<td>676</td>
<td>186</td>
<td>96</td>
<td>678</td>
<td>186</td>
<td>676</td>
<td>186</td>
<td>676</td>
<td>186</td>
<td></td>
</tr>
<tr>
<td>523.xalancbmk_r</td>
<td>96</td>
<td>246</td>
<td>412</td>
<td>243</td>
<td>418</td>
<td>242</td>
<td>418</td>
<td>96</td>
<td>246</td>
<td>412</td>
<td>243</td>
<td>418</td>
<td>242</td>
<td>418</td>
<td></td>
</tr>
<tr>
<td>525.x264_r</td>
<td>96</td>
<td>250</td>
<td>672</td>
<td>248</td>
<td>678</td>
<td>247</td>
<td>680</td>
<td>96</td>
<td>239</td>
<td>705</td>
<td>238</td>
<td>706</td>
<td>237</td>
<td>709</td>
<td></td>
</tr>
<tr>
<td>531.deepsjeng_r</td>
<td>96</td>
<td>424</td>
<td>259</td>
<td>417</td>
<td>264</td>
<td>417</td>
<td>264</td>
<td>96</td>
<td>424</td>
<td>259</td>
<td>417</td>
<td>264</td>
<td>417</td>
<td>264</td>
<td></td>
</tr>
<tr>
<td>541.leela_r</td>
<td>96</td>
<td>653</td>
<td>243</td>
<td>634</td>
<td>251</td>
<td>619</td>
<td>257</td>
<td>96</td>
<td>653</td>
<td>243</td>
<td>634</td>
<td>251</td>
<td>619</td>
<td>257</td>
<td></td>
</tr>
<tr>
<td>548.exchange2_r</td>
<td>96</td>
<td>403</td>
<td>624</td>
<td>398</td>
<td>632</td>
<td>397</td>
<td>634</td>
<td>96</td>
<td>403</td>
<td>624</td>
<td>398</td>
<td>632</td>
<td>397</td>
<td>634</td>
<td></td>
</tr>
<tr>
<td>557.xz_r</td>
<td>96</td>
<td>554</td>
<td>187</td>
<td>543</td>
<td>191</td>
<td>543</td>
<td>191</td>
<td>96</td>
<td>534</td>
<td>194</td>
<td>534</td>
<td>194</td>
<td>535</td>
<td>194</td>
<td></td>
</tr>
</tbody>
</table>

Results appear in the order in which they were run. Bold underlined text indicates a median measurement.

## Compiler Notes

The inconsistent Compiler version information under Compiler Version section is due to a discrepancy in Intel Compiler. The correct version of C/C++ compiler is: Version 19.1.1.217 Build 20200306 Compiler for Linux  
The correct version of Fortran compiler is: Version 19.1.1.217 Build 20200306 Compiler for Linux

## Submit Notes

The numactl mechanism was used to bind copies to processors. The config file option 'submit' was used to generate numactl commands to bind each copy to a specific processor. For details, please see the config file.

## Operating System Notes

Stack size set to unlimited using "ulimit -s unlimited"

## Environment Variables Notes

Environment variables set by runcpu before the start of the run:

LD_LIBRARY_PATH =  
"/home/cpu2017/lib/intel64:/home/cpu2017/lib/ia32:/home/cpu2017/je5.0.1-32"

 MALLOC_CONF = "retain:true"
SPECRate®2017_int_base = 321
SPECRate®2017_int_peak = 333

General Notes

Binaries compiled on a system with 2x Intel Xeon 4214R CPU + 384 GB RAM
memory using Centos 8.2 x86_64
Transparent Huge Pages enabled by default
Prior to runcpu invocation
Filesystem page cache synced and cleared with:
sync; echo 3>/proc/sys/vm/drop_caches
runcpu command invoked through numactl i.e.:
numactl --interleave=all runcpu <etc>
NA: The test sponsor attests, as of date of publication, that CVE-2017-5754 (Meltdown) is mitigated in the system as tested and documented.
Yes: The test sponsor attests, as of date of publication, that CVE-2017-5753 (Spectre variant 1) is mitigated in the system as tested and documented.
Yes: The test sponsor attests, as of date of publication, that CVE-2017-5715 (Spectre variant 2) is mitigated in the system as tested and documented.
jemalloc, a general purpose malloc implementation
built with the RedHat Enterprise 7.5, and the system compiler gcc 4.8.5

Platform Notes

Sysinfo program /home/cpu2017/bin/sysinfo
Rev: r6365 of 2019-08-21 295195f888a3d7edbl6e646a485a0011
running on localhost.localdomain Sat Oct 10 12:10:31 2020

SUT (System Under Test) info as seen by some common utilities.
For more information on this section, see
https://www.spec.org/cpu2017/Docs/config.html#sysinfo

From /proc/cpuinfo
model name : Intel(R) Xeon(R) Gold 6248R CPU @ 3.00GHz
  2 "physical id"s (chips)
  96 "processors"
cores, siblings (Caution: counting these is hw and system dependent. The following excerpts from /proc/cpuinfo might not be reliable. Use with caution.)
cpu cores : 24
siblings : 48
physical 0: cores 0 1 2 3 4 5 6 9 10 11 12 13 16 17 18 19 20 21 24 25 26 27 28 29
physical 1: cores 0 1 2 3 4 5 6 8 9 10 11 12 13 16 17 18 19 20 21 24 25 26 27 28 29

From lscpu:
Architecture: x86_64
CPU op-mode(s): 32-bit, 64-bit
Byte Order: Little Endian
CPU(s): 96
On-line CPU(s) list: 0-95

(Continued on next page)
SPEC CPU®2017 Integer Rate Result

Tyrone Systems
(Test Sponsor: Netweb Pte Ltd)
DIT400TR-55RL
(3.00 GHz, Intel Xeon Gold 6248R)

SPECrate®2017_int_base = 321
SPECrate®2017_int_peak = 333

CPU2017 License: 006042
Test Sponsor: Netweb Pte Ltd
Tested by: Tyrone Systems

Test Date: Oct-2020
Hardware Availability: Aug-2020
Software Availability: Jun-2020

Platform Notes (Continued)

Thread(s) per core: 2
Core(s) per socket: 24
Socket(s): 2
NUMA node(s): 2
Vendor ID: GenuineIntel
CPU family: 6
Model: 85
Model name: Intel(R) Xeon(R) Gold 6248R CPU @ 3.00GHz
Stepping: 7
CPU MHz: 1674.287
CPU max MHz: 4000.0000
CPU min MHz: 1200.0000
BogoMIPS: 6000.00
Virtualization: VT-x
L1d cache: 32K
L1i cache: 32K
L2 cache: 1024K
L3 cache: 36608K
NUMA node0 CPU(s): 0–23, 48–71
NUMA node1 CPU(s): 24–47, 72–95
Flags: fpu vme de pse tsc msr pae mce cmov pat pse36 clfflush dts acpi mmx fxsr sse sse2 ss ht tm pbe syscall nx pdpe1gb rdtscp lm constant_tsc art arch_perfmon pebs bts rep_good nopl xtopology nonstop_tsc cpuid aperfmperf pni pclmulqdq dtes64 monitor ds_cpl vmx smx est tm2 ssse3 sdbg fma cx16 xtpr pdcm pcid dca sse4_1 sse4_2 x2apic movbe popcnt tsc_deadline_timer aes xsave avx f16c rdrand lahf_lm abrdi_1m abrdi_1d 3dnowprefetch cpuid_fault epb cat_l3 cdp_l3 invpcid_single intel_pni ssbd mba ibrs ibpb stibp ibrs_Enhanced tpr_shadow vnmi flexpriority ept vpid fsgsbase tsc_adjust bmi1 hle avx2 smep bmi2 erms invpcid rtm cmq mpx rd physically coherence en 12 ax512f ax512fd ax512q ax512q ax512qax ax512av ax512v1 xsaveopt xsaveopt xsaveopt xsaves cmq_llc cmq_occurrence cmq_mbm_total cmq_mbm_local dtherm ida arat pln pts hwp act window hwp epp hwp_pkg_req pku ospke ax512_vnni md_clear flush_l1d arch_capabilities

From numactl --hardware WARNING: a numactl 'node' might or might not correspond to a physical chip.

available: 2 nodes (0–1)
node 0 cpus: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71
node 0 size: 192073 MB
node 0 free: 191722 MB
node 1 cpus: 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95
node 1 size: 193525 MB
node 1 free: 192516 MB

(Continued on next page)
SPEC CPU®2017 Integer Rate Result

Tyrone Systems
(Test Sponsor: Netweb Pte Ltd)
DIT400TR-55RL
(3.00 GHz, Intel Xeon Gold 6248R)

| SPECRatio®2017_int_base = 321 |
| SPECRatio®2017_int_peak = 333 |

CPU2017 License: 006042
Test Sponsor: Netweb Pte Ltd
Tested by: Tyrone Systems

Test Date: Oct-2020
Hardware Availability: Aug-2020
Software Availability: Jun-2020

Platform Notes (Continued)

node distances:
node   0   1
0:  10  21
1:  21  10

From /proc/meminfo
MemTotal:       394853020 kB
HugePages_Total:       0
Hugepagesize:       2048 kB

From /etc/*release* /etc/*version*
centos-release: CentOS Linux release 8.2.2004 (Core)
centos-release-upstream: Derived from Red Hat Enterprise Linux 8.2 (Source)
os-release:
NAME="CentOS Linux"
VERSION="8" (Core)"
ID="centos"
ID_LIKE="rhel fedora"
VERSION_ID="8"
PLATFORM_ID="platform:el8"
PRETTY_NAME="CentOS Linux 8 (Core)"
ANSI_COLOR="0;31"
redhat-release: CentOS Linux release 8.2.2004 (Core)
system-release: CentOS Linux release 8.2.2004 (Core)
system-release-cpe: cpe:/o:centos:centos:8

uname -a:
Linux localhost.localdomain 4.18.0-193.el8.x86_64 #1 SMP Fri May 8 10:59:10 UTC 2020
x86_64 x86_64 x86_64 GNU/Linux

Kernel self-reported vulnerability status:

itlb_multithit: KVM: Mitigation: Split huge pages
CVE-2018-3620 (L1 Terminal Fault): Not affected
Microarchitectural Data Sampling: Not affected
CVE-2017-5754 (Meltdown): Not affected
CVE-2018-3639 (Speculative Store Bypass): Mitigation: Speculative Store Bypass disabled via prctl and seccomp
CVE-2017-5753 (Spectre variant 1): Mitigation: usercopy/swapgs barriers and __user pointer sanitization
CVE-2017-5715 (Spectre variant 2): Mitigation: Enhanced IBRS, IBPB: conditional, RSB filling
tsx_async_abort: Mitigation: Clear CPU buffers; SMT vulnerable

run-level 3 Oct 10 12:05

SPEC is set to: /home/cpu2017

(Continued on next page)
SPEC CPU®2017 Integer Rate Result

Tyrone Systems
(Test Sponsor: Netweb Pte Ltd)
DIT400TR-55RL
(3.00 GHz, Intel Xeon Gold 6248R)

SPECrate®2017_int_base = 321
SPECrate®2017_int_peak = 333

CPU2017 License: 006042
Test Sponsor: Netweb Pte Ltd
Tested by: Tyrone Systems

Platform Notes (Continued)

Filesystem Type Size Used Avail Use% Mounted on
/dev/mapper/cl-home xfs  392G  5.7G  386G   2% /home

From /sys/devices/virtual/dmi/id
BIOS: American Megatrends Inc. V8.102 06/09/2020
Vendor: Tyrone Systems
Product: TP12XH-L2I
Product Family: empty
Serial: empty

Additional information from dmidecode follows. WARNING: Use caution when you interpret this section. The 'dmidecode' program reads system data which is "intended to allow hardware to be accurately determined", but the intent may not be met, as there are frequent changes to hardware, firmware, and the "DMTF SMBIOS" standard.

Memory:
12x Samsung M393A4K40CB2-CVF 32 GB 2 rank 2933

(End of data from sysinfo program)

Compiler Version Notes

==============================================================================
C       | 502.gcc_r(peak)
Intel(R) C Compiler for applications running on IA-32, Version 2021.1 NextGen Build 20200304
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.
==============================================================================

C       | 500.perlbench_r(base) 502.gcc_r(base) 505.mcf_r(base, peak)
525.x264_r(base, peak) 557.xz_r(base)
Intel(R) C Compiler for applications running on Intel(R) 64, Version 2021.1 NextGen Build 20200304
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

==============================================================================
C       | 500.perlbench_r(peak) 557.xz_r(peak)
Intel(R) C Intel(R) 64 Compiler for applications running on Intel(R) 64, Version 19.1.1.217 Build 20200306
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

(Continued on next page)
SPECRate®2017_int_base = 321
SPECRate®2017_int_peak = 333

Compiler Version Notes (Continued)

==============================================================================
C | 502.gcc_r(peak)                                                            
Intel(R) C Compiler for applications running on IA-32, Version 2021.1 NextGen
Build 20200304
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.
==============================================================================
C | 500.perlbench_r(base) 502.gcc_r(base) 505.mcf_r(base, peak) 525.x264_r(base, peak) 557.xz_r(base)
Intel(R) C Compiler for applications running on Intel(R) 64, Version 2021.1
NextGen Build 20200304
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.
==============================================================================
C | 500.perlbench_r(peak) 557.xz_r(peak)
Intel(R) C Compiler for applications running on Intel(R) 64, Version 19.1.1.217 Build 20200306
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.
==============================================================================
C | 502.gcc_r(peak)
Intel(R) C Compiler for applications running on IA-32, Version 2021.1 NextGen
Build 20200304
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.
==============================================================================
C | 500.perlbench_r(base) 502.gcc_r(base) 505.mcf_r(base, peak) 525.x264_r(base, peak) 557.xz_r(base)
Intel(R) C Compiler for applications running on Intel(R) 64, Version 2021.1
NextGen Build 20200304
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.
==============================================================================
C | 500.perlbench_r(peak) 557.xz_r(peak)
Intel(R) C Compiler for applications running on Intel(R) 64, Version 19.1.1.217 Build 20200306
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.
(Continued on next page)
Tyrone Systems
(Test Sponsor: Netweb Pte Ltd)
DIT400TR-55RL
(3.00 GHz,Intel Xeon Gold 6248R)

SPECrater®2017_int_base = 321
SPECrater®2017_int_peak = 333

CPU2017 License: 006042
Test Sponsor: Netweb Pte Ltd
Tested by: Tyrone Systems

Test Date: Oct-2020
Hardware Availability: Aug-2020
Software Availability: Jun-2020

Compiler Version Notes (Continued)
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

==============================================================================
C++   | 520.omnetpp_r(base, peak) 523.xalancbmk_r(base, peak)
     | 531.deepsjeng_r(base, peak) 541.leela_r(base, peak)
-----------------------------------------------------------------------------
Intel(R) C++ Compiler for applications running on Intel(R) 64, Version 2021.1
NextGen Build 20200304
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.
-----------------------------------------------------------------------------

Fortran | 548.exchange2_r(base, peak)
-----------------------------------------------------------------------------
Intel(R) Fortran Intel(R) 64 Compiler for applications running on Intel(R)
64, Version 19.1.1.217 Build 20200306
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.
-----------------------------------------------------------------------------

Base Compiler Invocation

C benchmarks:
icc

C++ benchmarks:
icpc

Fortran benchmarks:
ifort

Base Portability Flags

500.perlbench_r: -DSPEC_LP64 -DSPEC_LINUX_X64
502.gcc_r: -DSPEC_LP64
505.mcf_r: -DSPEC_LP64
520.omnetpp_r: -DSPEC_LP64
523.xalancbmk_r: -DSPEC_LP64 -DSPEC_LINUX
525.x264_r: -DSPEC_LP64
531.deepsjeng_r: -DSPEC_LP64
541.leela_r: -DSPEC_LP64
548.exchange2_r: -DSPEC_LP64
557.xz_r: -DSPEC_LP64
SPEC CPU®2017 Integer Rate Result

Tyrone Systems
(Test Sponsor: Netweb Pte Ltd)
DIT400TR-55RL
(3.00 GHz, Intel Xeon Gold 6248R)

SPECrater®2017_int_base = 321
SPECrater®2017_int_peak = 333

CPU2017 License: 006042
Test Sponsor: Netweb Pte Ltd
Tested by: Tyrone Systems

Base Optimization Flags

C benchmarks:
-m64 -qnextgen -std=c11
-86-branches-within-32B-boundaries -Wl,-z,muldefs
-xCORE-AVX512 -03 -ffast-math -flto -mfpmath=sse -funroll-loops
-fuse-ld=gold -qopt-mem-layout-trans=4
-L/usr/local/IntelCompiler19/compilers_and_libraries_2020.1.217/linux/compiler/lib/intel64_lin
-lqkmalloc

C++ benchmarks:
-m64 -qnextgen -Wl,-plugin-opt=-x86-branches-within-32B-boundaries
-86-branches-within-32B-boundaries
-xCORE-AVX512 -03 -ffast-math -flto -mfpmath=sse
-funroll-loops -fuse-ld=gold -qopt-mem-layout-trans=4
-L/usr/local/IntelCompiler19/compilers_and_libraries_2020.1.217/linux/compiler/lib/intel64_lin
-lqkmalloc

Fortran benchmarks:
-m64 -Wl,-plugin-opt=-x86-branches-within-32B-boundaries -Wl,-z,muldefs
-xCORE-AVX512 -03 -ipo -no-prec-div -qopt-mem-layout-trans=4
-nostandard-realloc-lhs -align array32byte -auto
-mbranches-within-32B-boundaries
-L/usr/local/IntelCompiler19/compilers_and_libraries_2020.1.217/linux/compiler/lib/intel64_lin
-lqkmalloc

Peak Compiler Invocation

C benchmarks:
icc

C++ benchmarks:
icpc

Fortran benchmarks:
ifort

Peak Portability Flags

500.perlbench_r: -DSPEC_LP64 -DSPEC_LINUX_X64
502.gcc_r: -D_FILE_OFFSET_BITS=64
505.mcf_r: -DSPEC_LP64
520.omnetpp_r: -DSPEC_LP64
523.xalancbmk_r: -DSPEC_LP64 -DSPEC_LINUX

(Continued on next page)
Peak Portability Flags (Continued)

525.x264_r: -DSPEC_LP64
531.deepsjeng_r: -DSPEC_LP64
541.leela_r: -DSPEC_LP64
548.exchange2_r: -DSPEC_LP64
557.xz_r: -DSPEC_LP64

Peak Optimization Flags

C benchmarks:

500.perlbench_r: -Wl,-z,muldefs -prof-gen(pass 1) -prof-use(pass 2)
-xCORE-AVX512 -ipo -O3 -no-prec-div
-qopt-mem-layout-trans=4 -fno-strict-overflow
-mbranches-within-32B-boundaries
-L/usr/local/IntelCompiler19/compilers_and_libraries_2020.1.217/linux/compiler/lib/intel64_lin
-lqkmalloc

502.gcc_r: -m32
-L/usr/local/IntelCompiler19/compilers_and_libraries_2020.1.217/linux/compiler/lib/ia32_lin
-std=gnu89
-Wl,-plugin-opt=-x86-branches-within-32B-boundaries
-Wl,-z,muldefs -fprofile-generate(pass 1)
-fprofile-use=default.profd2a(pass 2) -xCORE-AVX512 -flto
-Ofast(pass 1) -O3 -ffast-math -qnextgen -fuse-ld=gold
-qopt-mem-layout-trans=4 -L/usr/local/je5.0.1-32/lib
-ljemalloc

505.mcf_r: basepeak = yes

525.x264_r: -m64 -qnextgen -std=c11
-Wl,-plugin-opt=-x86-branches-within-32B-boundaries
-Wl,-z,muldefs -xCORE-AVX512 -flto -O3 -ffast-math
-fuse-ld=gold -qopt-mem-layout-trans=4 -fno-alias
-L/usr/local/IntelCompiler19/compilers_and_libraries_2020.1.217/linux/compiler/lib/intel64_lin
-lqkmalloc

557.xz_r: -Wl,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div
-qopt-mem-layout-trans=4 -mbranches-within-32B-boundaries
-L/usr/local/IntelCompiler19/compilers_and_libraries_2020.1.217/linux/compiler/lib/intel64_lin
-lqkmalloc

C++ benchmarks:
Peak Optimization Flags (Continued)

520.omnetpp_r: basepeak = yes
523.xalancbmk_r: basepeak = yes
531.deepsjeng_r: basepeak = yes
541.leela_r: basepeak = yes

Fortran benchmarks:
548.exchange2_r: basepeak = yes

The flags files that were used to format this result can be browsed at
http://www.spec.org/cpu2017/flags/TyroneIT-Platform-Settings-V1-CLX-revA.html

You can also download the XML flags sources by saving the following links:
http://www.spec.org/cpu2017/flags/Intel-ic19.1u1-official-linux64_revA.xml
http://www.spec.org/cpu2017/flags/TyroneIT-Platform-Settings-V1-CLX-revA.xml

SPEC CPU and SPECrate are registered trademarks of the Standard Performance Evaluation Corporation. All other brand and product names appearing in this result are trademarks or registered trademarks of their respective holders.

For questions about this result, please contact the tester. For other inquiries, please contact info@spec.org.

Tested with SPEC CPU®2017 v1.1.0 on 2020-10-10 02:40:30-0400.
Originally published on 2020-10-27.