Lenovo Global Technology
ThinkSystem SR650
(2.30 GHz, Intel Xeon Silver 4210T)

SPECratenes = 126
SPECratenes = Not Run

CPU2017 License: 9017
Test Sponsor: Lenovo Global Technology
Tested by: Lenovo Global Technology
Hardware Availability: Mar-2020
Software Availability: Apr-2020

Table of Results:

<table>
<thead>
<tr>
<th>Benchmark</th>
<th>Copies</th>
<th>Peak</th>
<th>Base</th>
</tr>
</thead>
<tbody>
<tr>
<td>503.bwaves_r</td>
<td>40</td>
<td>159</td>
<td></td>
</tr>
<tr>
<td>507.cactuBSSN_r</td>
<td>40</td>
<td>354</td>
<td>119</td>
</tr>
<tr>
<td>508.namd_r</td>
<td>40</td>
<td>79.7</td>
<td></td>
</tr>
<tr>
<td>510.parest_r</td>
<td>40</td>
<td>70.2</td>
<td></td>
</tr>
<tr>
<td>511.povray_r</td>
<td>40</td>
<td>122</td>
<td></td>
</tr>
<tr>
<td>519.lbm_r</td>
<td>40</td>
<td>82.6</td>
<td></td>
</tr>
<tr>
<td>521.wrf_r</td>
<td>40</td>
<td>145</td>
<td></td>
</tr>
<tr>
<td>526.blender_r</td>
<td>40</td>
<td>104</td>
<td></td>
</tr>
<tr>
<td>527.cam4_r</td>
<td>40</td>
<td>117</td>
<td></td>
</tr>
<tr>
<td>538.imagick_r</td>
<td>40</td>
<td>285</td>
<td></td>
</tr>
<tr>
<td>544.nab_r</td>
<td>40</td>
<td>182</td>
<td></td>
</tr>
<tr>
<td>549.fotonik3d_r</td>
<td>40</td>
<td>109</td>
<td></td>
</tr>
<tr>
<td>554.roms_r</td>
<td>40</td>
<td>62.8</td>
<td></td>
</tr>
</tbody>
</table>

---

Hardware

CPU Name: Intel Xeon Silver 4210T
Max MHz: 3200
Nominal: 2300
Enabled: 20 cores, 2 chips, 2 threads/core
Orderable: 1.2 chips
Cache L1: 32 KB I + 32 KB D on chip per core
L2: 1 MB I+D on chip per core
L3: 13.75 MB I+D on chip per chip
Memory: 768 GB (24 x 32 GB 2Rx4 PC4-2933Y-R, running at 2400)
Storage: 1 x 800 GB SATA SSD
Other: None

Software

OS: SUSE Linux Enterprise Server 15 SP1 (x86_64) Kernel 4.12.14-195-default
Compiler: C/C++: Version 19.1.1.217 of Intel C/C++ Compiler for Linux;
Fortran: Version 19.1.1.217 of Intel Fortran Compiler for Linux
Parallel: No
Firmware: Lenovo BIOS Version IVE155L 2.61 released May-2020
File System: xfs
System State: Run level 3 (multi-user)
Base Pointers: 64-bit
Peak Pointers: Not Applicable
Other: jemalloc memory allocator V5.0.1
Power Management: BIOS set to prefer performance at the cost of additional power usage
Lenovo Global Technology
ThinkSystem SR650
(2.30 GHz, Intel Xeon Silver 4210T)

CPU2017 License: 9017
Test Sponsor: Lenovo Global Technology
Tested by: Lenovo Global Technology

Results Table

<table>
<thead>
<tr>
<th>Benchmark</th>
<th>Base Copies</th>
<th>Base Seconds</th>
<th>Base Ratio</th>
<th>Peak Copies</th>
<th>Peak Seconds</th>
<th>Peak Ratio</th>
</tr>
</thead>
<tbody>
<tr>
<td>503.bwaves_r</td>
<td>40</td>
<td>1134</td>
<td>354</td>
<td>503.bwaves_r</td>
<td>1133</td>
<td>354</td>
</tr>
<tr>
<td>507.cactuBSSN_r</td>
<td>40</td>
<td>323</td>
<td>157</td>
<td>507.cactuBSSN_r</td>
<td>318</td>
<td>159</td>
</tr>
<tr>
<td>508.namd_r</td>
<td>40</td>
<td>477</td>
<td>79.7</td>
<td>508.namd_r</td>
<td>477</td>
<td>79.7</td>
</tr>
<tr>
<td>510.parest_r</td>
<td>40</td>
<td>1491</td>
<td>70.2</td>
<td>510.parest_r</td>
<td>1492</td>
<td>70.1</td>
</tr>
<tr>
<td>511.povray_r</td>
<td>40</td>
<td>762</td>
<td>123</td>
<td>511.povray_r</td>
<td>763</td>
<td>122</td>
</tr>
<tr>
<td>519.lbm_r</td>
<td>40</td>
<td>510</td>
<td>82.6</td>
<td>519.lbm_r</td>
<td>509</td>
<td>82.8</td>
</tr>
<tr>
<td>521.wrf_r</td>
<td>40</td>
<td>618</td>
<td>145</td>
<td>521.wrf_r</td>
<td>624</td>
<td>143</td>
</tr>
<tr>
<td>526.blender_r</td>
<td>40</td>
<td>583</td>
<td>104</td>
<td>526.blender_r</td>
<td>584</td>
<td>104</td>
</tr>
<tr>
<td>527.cam4_r</td>
<td>40</td>
<td>596</td>
<td>117</td>
<td>527.cam4_r</td>
<td>596</td>
<td>117</td>
</tr>
<tr>
<td>538.imagick_r</td>
<td>40</td>
<td>349</td>
<td>285</td>
<td>538.imagick_r</td>
<td>348</td>
<td>285</td>
</tr>
<tr>
<td>544.nab_r</td>
<td>40</td>
<td>370</td>
<td>182</td>
<td>544.nab_r</td>
<td>369</td>
<td>183</td>
</tr>
<tr>
<td>549.fotonik3d_r</td>
<td>40</td>
<td>1422</td>
<td>110</td>
<td>549.fotonik3d_r</td>
<td>1429</td>
<td>109</td>
</tr>
<tr>
<td>554.roms_r</td>
<td>40</td>
<td>1013</td>
<td>62.8</td>
<td>554.roms_r</td>
<td>1012</td>
<td>62.8</td>
</tr>
</tbody>
</table>

Results appear in the order in which they were run. Bold underlined text indicates a median measurement.

Compiler Notes
The inconsistent Compiler version information under Compiler Version section is due to a discrepancy in Intel Compiler.
The correct version of C/C++ compiler is: Version 19.1.1.217 Build 20200306 Compiler for Linux
The correct version of Fortran compiler is: Version 19.1.1.217 Build 20200306 Compiler for Linux

Submit Notes
The numactl mechanism was used to bind copies to processors. The config file option 'submit' was used to generate numactl commands to bind each copy to a specific processor. For details, please see the config file.

Operating System Notes
Stack size set to unlimited using "ulimit -s unlimited"

Environment Variables Notes
Environment variables set by runcpu before the start of the run:
LD_LIBRARY_PATH =
"/home/cpu2017-1.1.0-ic19.1.1/lib/intel64:/home/cpu2017-1.1.0-ic19.1.1/j
e5.0.1-64"

MALLOC_CONF = "retain:true"
## Lenovo Global Technology

**ThinkSystem SR650**  
(2.30 GHz, Intel Xeon Silver 4210T)

<table>
<thead>
<tr>
<th>SPECrate®2017_fp_base</th>
<th>126</th>
</tr>
</thead>
<tbody>
<tr>
<td>SPECrate®2017_fp_peak</td>
<td>Not Run</td>
</tr>
</tbody>
</table>

### General Notes

- Binaries compiled on a system with 1x Intel Core i9-7980XE CPU + 64GB RAM memory using Redhat Enterprise Linux 8.0
- Transparent Huge Pages enabled by default
- Prior to runcpu invocation
- Filesystem page cache synced and cleared with:
  ```
sync; echo 3 > /proc/sys/vm/drop_caches
runcpu command invoked through numactl i.e.:
numactl --interleave=all runcpu <etc>
```
- NA: The test sponsor attests, as of date of publication, that CVE-2017-5754 (Meltdown) is mitigated in the system as tested and documented.
- Yes: The test sponsor attests, as of date of publication, that CVE-2017-5753 (Spectre variant 1) is mitigated in the system as tested and documented.
- Yes: The test sponsor attests, as of date of publication, that CVE-2017-5715 (Spectre variant 2) is mitigated in the system as tested and documented.

### Platform Notes

- BIOS configuration:
  - Choose Operating Mode set to Maximum Performance and then set it to Custom Mode
  - C-States set to Legacy

- Sysinfo program `/home/cpu2017-1.1.0-ic19.1.1/bin/sysinfo`  
  Rev: r6365 of 2019-08-21 295195f888a3d7ed1e6e46a485a0011  
  running on linux-xpyz Thu Jul 16 17:32:37 2020

- SUT (System Under Test) info as seen by some common utilities.  
  For more information on this section, see  
  https://www.spec.org/cpu2017/Docs/config.html#sysinfo

- From `/proc/cpuinfo`  
  ```
  model name : Intel(R) Xeon(R) Silver 4210T CPU @ 2.30GHz
  2 "physical id"s (chips)
  40 "processors"
  cores, siblings (Caution: counting these is hw and system dependent. The following excerpts from /proc/cpuinfo might not be reliable. Use with caution.)
  cpu cores : 10
  siblings : 20
  physical 0: cores 0 1 2 3 4 8 9 10 11 12
  physical 1: cores 0 1 2 3 4 8 9 10 11 12
  ```

- From `lscpu`:
  ```
  Architecture: x86_64
  CPU op-mode(s): 32-bit, 64-bit
  ```

(Continued on next page)
Lenovo Global Technology
ThinkSystem SR650
(2.30 GHz, Intel Xeon Silver 4210T)

CPU2017 License: 9017
Test Sponsor: Lenovo Global Technology
Tested by: Lenovo Global Technology

SPEC CPU®2017 Floating Point Rate Result

SPECrade®2017_fp_base = 126
SPECrade®2017_fp_peak = Not Run

Platform Notes (Continued)

Byte Order: Little Endian
Address sizes: 46 bits physical, 48 bits virtual
CPU(s): 40
On-line CPU(s) list: 0-39
Thread(s) per core: 2
Core(s) per socket: 10
Socket(s): 2
NUMA node(s): 2
Vendor ID: GenuineIntel
CPU family: 6
Model: 85
Model name: Intel(R) Xeon(R) Silver 4210T CPU @ 2.30GHz
Stepping: 7
CPU MHz: 2300.000
CPU max MHz: 3200.0000
CPU min MHz: 1000.0000
BogoMIPS: 4600.00
Virtualization: VT-x
L1d cache: 32K
L1i cache: 32K
L2 cache: 1024K
L3 cache: 14080K
NUMA node0 CPU(s): 0-9,20-29
NUMA node1 CPU(s): 10-19,30-39
Flags: fpu vme de pse tsc msr pae mce cmov pat pse36 clflush dts acpi mmx fxsr sse sse2 ss ht tm pbe syscall nx pdpe1gb rdtscp lm constant_tsc arch_perfmon pebs bts rep_good nopl xtopology nonstop_tsc cpuid aperfmperf pni pclmulqdq dtes64 monitor ds_cpl vmx smx est tm2 ssse3 sdbg fma cx16 xtrapol pdcmt pcid dca sse4_1 sse4_2 x2apic movbe popcnt pcpnt deadline_timer aes xsave avx f16c rdrand lahf_lm abm 3dnowprefetch cpuid_fault epb cat_l3 cdp_l3 invpcid_single intel_pmm ssbd mba ibrs ibpb stibp ibrs_enhanced tpr_shadow vmx flexpriority ept vpid fsgsbase tsc_adjust bmon hle avx2 smep bmi2 erms invpcid rtm cmp mpx rdt_a avx512f avx512dq rdseed adx smap clflushopt clwb intel_pt avx512cd avx512bw avx512vl xsaves ecx getb1 xsavec xgetbv1 xsaveopt xsaves cqm_llc cqm_occuup llc cqm_mb_next cqm_mb_total cqm_mb_local dtherm std arat pln pts pkp ospke avx512_vnni md_clear flush_l1d arch_capabilities

From numactl --hardware WARNING: a numactl 'node' might or might not correspond to a physical chip.
available: 2 nodes (0-1)
node 0 cpus: 0 1 2 3 4 5 6 7 8 9 20 21 22 23 24 25 26 27 28 29
node 0 size: 386658 MB
node 0 free: 385916 MB
node 1 cpus: 10 11 12 13 14 15 16 17 18 19 30 31 32 33 34 35 36 37 38 39

(Continued on next page)
Lenovo Global Technology
ThinkSystem SR650
(2.30 GHz, Intel Xeon Silver 4210T)

SPECratenonpeak = Not Run
SPECratenonbase = 126

CPU2017 License: 9017
Test Sponsor: Lenovo Global Technology
Tested by: Lenovo Global Technology

Platform Notes (Continued)

node 1 size: 387067 MB
node 1 free: 386654 MB
node distances:
node 0 1
 0: 10 21
 1: 21 10

From /proc/meminfo
MemTotal: 792295168 kB
HugePages_Total: 0
Hugepagesize: 2048 kB

From /etc/*release* /etc/*version*
os-release:
  NAME="SLES"
  VERSION="15-SP1"
  VERSION_ID="15.1"
  PRETTY_NAME="SUSE Linux Enterprise Server 15 SP1"
  ID="sles"
  ID_LIKE="suse"
  ANSI_COLOR="0;32"
  CPE_NAME="cpe:/o:suse:sles:15:sp1"

uname -a:
  Linux linux-xpyz 4.12.14-195-default #1 SMP Tue May 7 10:55:11 UTC 2019 (8fba516)
  x86_64 x86_64 x86_64 GNU/Linux

Kernel self-reported vulnerability status:

CVE-2018-3620 (L1 Terminal Fault): Not affected
Microarchitectural Data Sampling: Not affected
CVE-2017-5754 (Meltdown): Not affected
CVE-2018-3639 (Speculative Store Bypass): Mitigation: Speculative Store Bypass disabled via prctl and seccomp
CVE-2017-5753 (Spectre variant 1): Mitigation: __user pointer sanitization
CVE-2017-5715 (Spectre variant 2): Mitigation: Enhanced IBRS, IBPB: conditional, RSB filling

run-level 3 Jul 16 17:30

SPEC is set to: /home/cpu2017-1.1.0-ic19.1.1
  Filesystem Type Size Used Avail Use% Mounted on
  /dev/sda3 xfs 737G 63G 675G 9% /

From /sys/devices/virtual/dmi/id
  BIOS: Lenovo-[IVE155L-2.61]- 05/20/2020
  Vendor: Lenovo

(Continued on next page)
Lenovo Global Technology
ThinkSystem SR650
(2.30 GHz, Intel Xeon Silver 4210T)

SPECrater®2017_fp_base = 126
SPECrater®2017_fp_peak = Not Run

CPU2017 License: 9017
Test Sponsor: Lenovo Global Technology
Tested by: Lenovo Global Technology

Test Date: Jul-2020
Hardware Availability: Mar-2020
Software Availability: Apr-2020

Platform Notes (Continued)

Product: ThinkSystem SR650 -[7X05RCZ000]-
Product Family: ThinkSystem
Serial: 1234567890

Additional information from dmidecode follows. WARNING: Use caution when you interpret this section. The 'dmidecode' program reads system data which is "intended to allow hardware to be accurately determined", but the intent may not be met, as there are frequent changes to hardware, firmware, and the "DMTF SMBIOS" standard.
Memory:
24x Samsung M393A4K40CB2-CVF 32 GB 2 rank 2933

(End of data from sysinfo program)
Memory on this system run at 2400 MHz due to CPU limitation.

Compiler Version Notes

C | 519.lbm_r(base) 538.imagick_r(base) 544.nab_r(base)
---------
Intel(R) C Compiler for applications running on Intel(R) 64, Version 2021.1
NextGen Build 20200304
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

C++ | 508.namd_r(base) 510.parest_r(base)
---------
Intel(R) C++ Compiler for applications running on Intel(R) 64, Version 2021.1
NextGen Build 20200304
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

C++, C | 511.povray_r(base) 526.blender_r(base)
---------
Intel(R) C++ Compiler for applications running on Intel(R) 64, Version 2021.1
NextGen Build 20200304
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

C++, C, Fortran | 507.cactuBSSN_r(base)
Lenovo Global Technology
ThinkSystem SR650
(2.30 GHz, Intel Xeon Silver 4210T)

SPECrater®2017 fp_base = 126
SPECrater®2017 fp_peak = Not Run

Compiler Version Notes (Continued)

Intel(R) C++ Compiler for applications running on Intel(R) 64, Version 2021.1
NextGen Build 20200304
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

Intel(R) C Compiler for applications running on Intel(R) 64, Version 2021.1
NextGen Build 20200304
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

Intel(R) Fortran Intel(R) 64 Compiler for applications running on Intel(R)
64, Version 19.1.1.217 Build 20200306
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

Base Compiler Invocation

C benchmarks:
icc

C++ benchmarks:
icpc

Fortran benchmarks:
ifort

Benchmarks using both Fortran and C:
ifort icc

Benchmarks using both C and C++:
icpc icc

(Continued on next page)
SPEC CPU®2017 Floating Point Rate Result
Copyright 2017-2020 Standard Performance Evaluation Corporation

Lenovo Global Technology
ThinkSystem SR650
(2.30 GHz, Intel Xeon Silver 4210T)

SPECrade®2017_fp_base = 126
SPECrade®2017_fp_peak = Not Run

CPU2017 License: 9017
Test Sponsor: Lenovo Global Technology
Tested by: Lenovo Global Technology
Test Date: Jul-2020
Hardware Availability: Mar-2020
Software Availability: Apr-2020

Base Compiler Invocation (Continued)

Benchmarks using Fortran, C, and C++:
icpc icc ifort

Base Portability Flags

503.bwaves_r -DSPEC_LP64
507.cactusBSSN_r -DSPEC_LP64
508.namd_r -DSPEC_LP64
510.parest_r -DSPEC_LP64
511.povray_r -DSPEC_LP64
519.lbm_r -DSPEC_LP64
521.wrf_r -DSPEC_LP64 -DSPEC_CASE_FLAG -convert big_endian
526.blender_r -DSPEC_LP64 -DSPEC_LINUX -funsigned-char
527.cam4_r -DSPEC_LP64 -DSPEC_CASE_FLAG
538.imagick_r -DSPEC_LP64
544.nab_r -DSPEC_LP64
549.fotonik3d_r -DSPEC_LP64
554.roms_r -DSPEC_LP64

Base Optimization Flags

C benchmarks:
-m64 -qnextgen -std=c11
-Wl, -plugin-opt=-x86-branches-within-32B-boundaries -Wl, -z, multidefs
-fuse-ld=gold -xCORE-AVX512 -Ofast -ffast-math -flto -mfpmath=sse
-funroll-loops -qopt-mem-layout-trans=4
-L/usr/local/jemalloc64-5.0.1/lib -ljemalloc

C++ benchmarks:
-m64 -qnextgen -Wl, -plugin-opt=-x86-branches-within-32B-boundaries
-Wl, -z, multidefs -fuse-ld=gold -xCORE-AVX512 -Ofast -ffast-math -flto
-mfpmath=sse -funroll-loops -qopt-mem-layout-trans=4
-L/usr/local/jemalloc64-5.0.1/lib -ljemalloc

Fortran benchmarks:
-m64 -Wl, -plugin-opt=-x86-branches-within-32B-boundaries -Wl, -z, multidefs
-fuse-ld=gold -xCORE-AVX512 -O3 -ipo -no-prec-div -qopt-prefetch
-ffinite-math-only -qopt-multiple-gather-scatter-by-shuffles
-qopt-mem-layout-trans=4 -nostandard-realloc-lhs -align array32byte
-auto -mbranches-within-32B-boundaries

(Continued on next page)
### Base Optimization Flags (Continued)

Fortran benchmarks (continued):
- `-L/usr/local/jemalloc64-5.0.1/lib -ljemalloc`

Benchmarks using both Fortran and C:
- `-m64 -qnextgen -std=c11`
- `-Wl,-plugin-opt=-x86-branches-within-32B-boundaries -Wl,-z,muldefs`
- `-fuse-ld=gold -xCORE-AVX512 -Ofast -ffast-math -flto -mfpmath=sse`
- `-funroll-loops -qopt-mem-layout-trans=4 -O3 -ipo -no-prec-div`
- `-qopt-prefetch -ffinite-math-only`
- `-qopt-multiple-gather-scatter-by-shuffles -nostandard-realloc-lhs`
- `-align array32byte -auto -mbranches-within-32B-boundaries`
- `-L/usr/local/jemalloc64-5.0.1/lib -ljemalloc`

Benchmarks using both C and C++:
- `-m64 -qnextgen -std=c11`
- `-Wl,-plugin-opt=-x86-branches-within-32B-boundaries -Wl,-z,muldefs`
- `-fuse-ld=gold -xCORE-AVX512 -Ofast -ffast-math -flto -mfpmath=sse`
- `-funroll-loops -qopt-mem-layout-trans=4`
- `-L/usr/local/jemalloc64-5.0.1/lib -ljemalloc`

Benchmarks using Fortran, C, and C++:
- `-m64 -qnextgen -std=c11`
- `-Wl,-plugin-opt=-x86-branches-within-32B-boundaries -Wl,-z,muldefs`
- `-fuse-ld=gold -xCORE-AVX512 -Ofast -ffast-math -flto -mfpmath=sse`
- `-funroll-loops -qopt-mem-layout-trans=4 -O3 -ipo -no-prec-div`
- `-qopt-prefetch -ffinite-math-only`
- `-qopt-multiple-gather-scatter-by-shuffles -nostandard-realloc-lhs`
- `-align array32byte -auto -mbranches-within-32B-boundaries`
- `-L/usr/local/jemalloc64-5.0.1/lib -ljemalloc`

The flags files that were used to format this result can be browsed at:
- [http://www.spec.org/cpu2017/flags/Lenovo-Platform-SPECcpu2017-Flags-V1.2-CLX-I.html](http://www.spec.org/cpu2017/flags/Lenovo-Platform-SPECcpu2017-Flags-V1.2-CLX-I.html)

You can also download the XML flags sources by saving the following links:
- [http://www.spec.org/cpu2017/flags/Lenovo-Platform-SPECcpu2017-Flags-V1.2-CLX-I.xml](http://www.spec.org/cpu2017/flags/Lenovo-Platform-SPECcpu2017-Flags-V1.2-CLX-I.xml)

SPEC CPU and SPECrate are registered trademarks of the Standard Performance Evaluation Corporation. All other brand and product names appearing in this result are trademarks or registered trademarks of their respective holders.

For questions about this result, please contact the tester. For other inquiries, please contact info@spec.org.