Dell Inc.

PowerEdge R440 (Intel Xeon Silver 4216, 2.10 GHz)

SPECr[2017 fp_base = 171
SPECr[2017 fp_peak = 179

CPU2017 License: 55
Test Sponsor: Dell Inc.
Tested by: Dell Inc.

Copies

<table>
<thead>
<tr>
<th>SPECrate</th>
<th>64</th>
<th>32</th>
</tr>
</thead>
<tbody>
<tr>
<td>503.bwaves_r</td>
<td>64</td>
<td>32</td>
</tr>
<tr>
<td>507.cactuBSSN_r</td>
<td>64</td>
<td>32</td>
</tr>
<tr>
<td>508.namd_r</td>
<td>64</td>
<td>32</td>
</tr>
<tr>
<td>510.parest_r</td>
<td>64</td>
<td>32</td>
</tr>
<tr>
<td>511.povray_r</td>
<td>64</td>
<td>32</td>
</tr>
<tr>
<td>519.lbm_r</td>
<td>64</td>
<td>32</td>
</tr>
<tr>
<td>521.wrf_r</td>
<td>64</td>
<td>32</td>
</tr>
<tr>
<td>526.blender_r</td>
<td>64</td>
<td>32</td>
</tr>
<tr>
<td>527.cam4_r</td>
<td>64</td>
<td>32</td>
</tr>
<tr>
<td>538.imagick_r</td>
<td>64</td>
<td>32</td>
</tr>
<tr>
<td>544.nab_r</td>
<td>64</td>
<td>32</td>
</tr>
<tr>
<td>549.fotonik3d_r</td>
<td>64</td>
<td>32</td>
</tr>
<tr>
<td>554.roms_r</td>
<td>64</td>
<td>32</td>
</tr>
</tbody>
</table>

Hardware

CPU Name: Intel Xeon Silver 4216
Max MHz: 3200
Nominal: 2100
Enabled: 32 cores, 2 chips, 2 threads/core
Orderable: 1,2 chips
Cache L1: 32 KB I + 32 KB D on chip per core
L2: 1 MB I+D on chip per core
L3: 22 MB I+D on chip per core
Other: None
Memory: 384 GB (12 x 32 GB 2R8x8 PC4-3200V-R, running at 2400)
Storage: 1 x 1.92 TB SATA SSD
Other: None

Software

OS: Red Hat Enterprise Linux 8.1
kernel 4.18.0-147.el8.x86_64
Compiler: C/C++: Version 19.1.1.217 of Intel C/C++ Compiler for Linux;
Fortran: Version 19.1.1.217 of Intel Fortran Compiler for Linux
Parallel: No
Firmware: Version 2.7.7 released May-2020
File System: xfs
System State: Run level 3 (multi-user)
Base Pointers: 64-bit
Peak Pointers: 64-bit
Other: jemalloc memory allocator V5.0.1
Power Management: BIOS set to prefer performance at the cost of additional power usage.
**Results Table**

<table>
<thead>
<tr>
<th>Benchmark</th>
<th>Copies</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Seconds</th>
<th>Ratio</th>
</tr>
</thead>
<tbody>
<tr>
<td>503.bwaves_r</td>
<td>64</td>
<td>1598</td>
<td>1607</td>
<td>399</td>
<td>32</td>
<td>775</td>
<td>414</td>
<td>773</td>
<td>415</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>507.cactuBSSN_r</td>
<td>64</td>
<td>390</td>
<td>393</td>
<td>206</td>
<td>64</td>
<td>390</td>
<td>208</td>
<td>393</td>
<td>206</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>508.namd_r</td>
<td>64</td>
<td>481</td>
<td>126</td>
<td>480</td>
<td>127</td>
<td>481</td>
<td>126</td>
<td>480</td>
<td>127</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>510.parest_r</td>
<td>64</td>
<td>1866</td>
<td>89.7</td>
<td>1858</td>
<td>90.1</td>
<td>32</td>
<td>769</td>
<td>109</td>
<td>770</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>511.povray_r</td>
<td>64</td>
<td>761</td>
<td>196</td>
<td>762</td>
<td>196</td>
<td>64</td>
<td>653</td>
<td>229</td>
<td>653</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>519.lbm_r</td>
<td>64</td>
<td>693</td>
<td>97.4</td>
<td>694</td>
<td>97.1</td>
<td>64</td>
<td>693</td>
<td>97.4</td>
<td>694</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>521.wrf_r</td>
<td>64</td>
<td>854</td>
<td>168</td>
<td>848</td>
<td>169</td>
<td>32</td>
<td>381</td>
<td>188</td>
<td>381</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>526.blender_r</td>
<td>64</td>
<td>563</td>
<td>173</td>
<td>564</td>
<td>173</td>
<td>64</td>
<td>563</td>
<td>173</td>
<td>564</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>527.cam4_r</td>
<td>64</td>
<td>624</td>
<td>179</td>
<td>626</td>
<td>179</td>
<td>64</td>
<td>624</td>
<td>179</td>
<td>626</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>538.imagick_r</td>
<td>64</td>
<td>342</td>
<td>465</td>
<td>344</td>
<td>463</td>
<td>64</td>
<td>342</td>
<td>465</td>
<td>344</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>544.nab_r</td>
<td>64</td>
<td>444</td>
<td>242</td>
<td>444</td>
<td>243</td>
<td>64</td>
<td>444</td>
<td>242</td>
<td>444</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>549.fotonik3d_r</td>
<td>64</td>
<td>1864</td>
<td>134</td>
<td>1856</td>
<td>134</td>
<td>64</td>
<td>1864</td>
<td>134</td>
<td>1856</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>554.roms_r</td>
<td>64</td>
<td>1368</td>
<td>74.3</td>
<td>1365</td>
<td>74.5</td>
<td>32</td>
<td>587</td>
<td>86.6</td>
<td>593</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Compiler Notes**

The inconsistent Compiler version information under Compiler Version section is due to a discrepancy in Intel Compiler. The correct version of C/C++ compiler is: Version 19.1.1.217 Build 20200306 Compiler for Linux. The correct version of Fortran compiler is: Version 19.1.1.217 Build 20200306 Compiler for Linux.

**Submit Notes**

The numactl mechanism was used to bind copies to processors. The config file option 'submit' was used to generate numactl commands to bind each copy to a specific processor. For details, please see the config file.

**Operating System Notes**

Stack size set to unlimited using "ulimit -s unlimited"

**Environment Variables Notes**

Environment variables set by runcpu before the start of the run:

- LD_LIBRARY_PATH = "/home/cpu2017/lib/intel64:/home/cpu2017/je5.0.1-64"
- MALLOC_CONF = "retain:true"
## Dell Inc.

**PowerEdge R440 (Intel Xeon Silver 4216, 2.10 GHz)**

<table>
<thead>
<tr>
<th>SPECrate®2017_fp_base = 171</th>
</tr>
</thead>
<tbody>
<tr>
<td>SPECrate®2017_fp_peak = 179</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>CPU2017 License:</th>
<th>55</th>
</tr>
</thead>
<tbody>
<tr>
<td>Test Sponsor:</td>
<td>Dell Inc.</td>
</tr>
<tr>
<td>Tested by:</td>
<td>Dell Inc.</td>
</tr>
</tbody>
</table>

**General Notes**

Binaries compiled on a system with 1x Intel Core i9−9900K CPU + 64GB RAM memory using Redhat Enterprise Linux 8.0

NA: The test sponsor attests, as of date of publication, that CVE-2017-5754 (Meltdown) is mitigated in the system as tested and documented.

Yes: The test sponsor attests, as of date of publication, that CVE-2017-5753 (Spectre variant 1) is mitigated in the system as tested and documented.

Yes: The test sponsor attests, as of date of publication, that CVE-2017-5715 (Spectre variant 2) is mitigated in the system as tested and documented.

Transparent Huge Pages enabled by default

Prior to runcpu invocation

Filesystem page cache synced and cleared with:

```
sync; echo 3 > /proc/sys/vm/drop_caches
```

runcpu command invoked through numactl i.e.:

```
numactl --interleave=all runcpu <etc>
```

jemalloc, a general purpose malloc implementation

built with the RedHat Enterprise 7.5, and the system compiler gcc 4.8.5


**Platform Notes**

BIOS settings:

- Virtualization Technology disabled
- System Profile set to Custom
- CPU Performance set to Maximum Performance
- C States set to Autonomous
- C1E disabled
- Uncore Frequency set to Dynamic
- Energy Efficiency Policy set to Performance
- Memory Patrol Scrub set to standard
- Logical Processor enabled
- CPU Interconnect Bus Link Power Management disabled
- PCI ASPM L1 Link Power Management disabled
- UPI Prefetch enabled
- LLC Prefetch disabled
- Dead Line LLC Alloc enabled
- Directory AtoS disabled

Sysinfo program /home/cpu2017/bin/sysinfo

Rev: r6365 of 2019-08-21 295195f888a3d7edbb1e6e46a485a0011

running on localhost.localdomain Wed Jun 10 22:12:31 2020

SUT (System Under Test) info as seen by some common utilities.

For more information on this section, see

[https://www.spec.org/cpu2017/Docs/config.html#sysinfo](https://www.spec.org/cpu2017/Docs/config.html#sysinfo)

From /proc/cpupinfo

(Continued on next page)
Dell Inc.

PowerEdge R440 (Intel Xeon Silver 4216, 2.10 GHz)

SPECrate®2017 fp_base = 171
SPECrate®2017 fp_peak = 179

CPU2017 License: 55
Test Sponsor: Dell Inc.
Test Date: Apr-2020
Hardware Availability: Apr-2020
Tested by: Dell Inc.
Software Availability: Apr-2020

Platform Notes (Continued)

model name : Intel(R) Xeon(R) Silver 4216 CPU @ 2.10GHz
2 "physical id"s (chips)
64 "processors"
cores, siblings (Caution: counting these is hw and system dependent. The following excerpts from /proc/cpuinfo might not be reliable. Use with caution.)
cpu cores : 16
siblings : 32
physical 0: cores 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15
physical 1: cores 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15

From lscpu:
Architecture: x86_64
CPU op-mode(s): 32-bit, 64-bit
Byte Order: Little Endian
CPU(s): 64
On-line CPU(s) list: 0-63
Thread(s) per core: 2
Core(s) per socket: 16
Socket(s): 2
NUMA node(s): 4
Vendor ID: GenuineIntel
CPU family: 6
Model: 85
Model name: Intel(R) Xeon(R) Silver 4216 CPU @ 2.10GHz
Stepping: 6
CPU MHz: 834.025
CPU max MHz: 3200.0000
CPU min MHz: 800.0000
BogoMIPS: 4200.00
Virtualization: VT-x
L1d cache: 32K
L1i cache: 32K
L2 cache: 1024K
L3 cache: 22528K
NUMA node0 CPU(s): 0,4,8,12,16,20,24,28,32,36,40,44,48,52,56,60
NUMA node1 CPU(s): 1,5,9,13,17,21,25,29,33,37,41,45,49,53,57,61
NUMA node2 CPU(s): 2,6,10,14,18,22,26,30,34,38,42,46,50,54,58,62
NUMA node3 CPU(s): 3,7,11,15,19,23,27,31,35,39,43,47,51,55,59,63
Flags: fpu vme de pse tsc msr pae mce cmov pat pse36 clflush dts mmx fxsr sse sse2 ss ht tm pbe syscall nx pdpe1gb rdtscp lm constant_tsc art arch_perfmon pebs bts rep_good nopl xtopology nonstop_tsc cpuid aperfmperf pni pclmulqdq dtes64 monitor ds_cpl vmx smx est tm2 ssse3 sdbg fma cx16 xtrunc pdcm pcid dca sse4_1 sse4_2 x2apic movbe popcnt tsc_deadline_timer aes xsave avx f16c rdrand lahf_lm abm 3dnowprefetch cpuid_fault epb cat_l3 cdp cpe epmt tsxtoggle aes_xsave avx1_f16c rdrand lahf_lm abm 3dnowprefetch cpuid_fault epb cat_l3 cdp_l3 invpcid_single intel_pstate ssbd mba ibrs ibpb stibp ibrs_enhanced tpr_shadow vnmi flexpriority ept vpid fsgsbase tsc_adjust bmi1 hle avx2 smep bmi2 erness invpcid rtm cqm mpx rdt_a avx512f avx512dq rdseed adx smap clflushopt clwb intel_pt avx512cd

(Continued on next page)
Dell Inc.

PowerEdge R440 (Intel Xeon Silver 4216, 2.10 GHz)

<table>
<thead>
<tr>
<th>SPEC CPU®2017 Floating Point Rate Result</th>
</tr>
</thead>
<tbody>
<tr>
<td>Dell Inc.</td>
</tr>
<tr>
<td>SPECrate®2017_fp_base = 171</td>
</tr>
<tr>
<td>SPECrate®2017_fp_peak = 179</td>
</tr>
</tbody>
</table>

CPU2017 License: 55  Test Date:  Apr-2020
Test Sponsor: Dell Inc.  Hardware Availability: Apr-2020
Tested by: Dell Inc.  Software Availability: Apr-2020

Platform Notes (Continued)

- avx512bw avx512vl xsaveopt xsavexc xgetbv1 xsaves cqm_llc cqm_occu1llc cqm_mbm_total
cqm_mbm_local dtherm ida arat pln pts pku ospke avx512_vnni md_clear flush_l1d
arch_capabilities

/proc/cpuinfo cache data
cache size : 22528 KB

From numactl --hardware WARNING: a numactl 'node' might or might not correspond to a
gphysical chip.
available: 4 nodes (0-3)
nnode 0 cpus: 0 4 8 12 16 20 24 28 32 36 40 44 48 52 56 60
node 0 size: 95306 MB
node 0 free: 94574 MB
node 1 cpus: 1 5 9 13 17 21 25 29 33 37 41 45 49 53 57 61
node 1 size: 96764 MB
node 1 free: 95882 MB
node 2 cpus: 2 6 10 14 18 22 26 30 34 38 42 46 50 54 58 62
node 2 size: 96764 MB
node 2 free: 96237 MB
node 3 cpus: 3 7 11 15 19 23 27 31 35 39 43 47 51 55 59 63
node 3 size: 96738 MB
node 3 free: 95935 MB
node distances:
node 0 1 2 3
0: 10 21 11 21
1: 21 10 21 11
2: 11 21 10 21
3: 21 11 21 10

From /proc/meminfo
MemTotal:        394828848 kB
HugePages_Total:        0
Hugepagesize:        2048 KB

From /etc/*release* /etc/*version*
  os-release:
    NAME="Red Hat Enterprise Linux"
    VERSION="8.1 (Ootpa)"
    ID="rhel"
    ID_LIKE="fedora"
    VERSION_ID="8.1"
    PLATFORM_ID="platform:el8"
    PRETTY_NAME="Red Hat Enterprise Linux 8.1 (Ootpa)"
    ANSI_COLOR="0;31"
  redhat-release: Red Hat Enterprise Linux release 8.1 (Ootpa)
  system-release: Red Hat Enterprise Linux release 8.1 (Ootpa)
  system-release-cpe: cpe:/o:redhat:enterprise_linux:8.1:ga

(Continued on next page)
SPEC CPU®2017 Floating Point Rate Result

Dell Inc.
PowerEdge R440 (Intel Xeon Silver 4216, 2.10 GHz)

SPECraten®2017_fp_base = 171
SPECraten®2017_fp_peak = 179

CPU2017 License: 55
Test Sponsor: Dell Inc.
Test Date: Apr-2020
Tested by: Dell Inc.
Hardware Availability: Apr-2020
Software Availability: Apr-2020

Platform Notes (Continued)

uname -a:
    Linux localhost.localdomain 4.18.0-147.el8.x86_64 #1 SMP Thu Sep 26 15:52:44 UTC 2019
    x86_64 x86_64 x86_64 GNU/Linux

Kernel self-reported vulnerability status:

CVE-2018-3620 (L1 Terminal Fault): Not affected
Microarchitectural Data Sampling: Not affected
CVE-2017-5754 (Meltdown): Not affected
CVE-2018-3639 (Speculative Store Bypass): Mitigation: Speculative Store Bypass disabled
    via prctl and seccomp
CVE-2017-5753 (Spectre variant 1): Mitigation: usercopy/swapgs barriers and __user
    pointer sanitization
CVE-2017-5715 (Spectre variant 2): Mitigation: Enhanced IBRS, IBPB: conditional,
    RSB filling

run-level 3 Jun 10 15:58 last=5

SPEC is set to: /home/cpu2017
    Filesystem Type Size Used Avail Use% Mounted on
    /dev/mapper/rhel-home xfs 1.7T 23G 1.7T 2% /home

From /sys/devices/virtual/dmi/id
    BIOS: Dell Inc. 2.7.7 05/06/2020
    Vendor: Dell Inc.
    Product: PowerEdge R440
    Product Family: PowerEdge
    Serial: F9TD613

Additional information from dmidecode follows. WARNING: Use caution when you interpret
this section. The 'dmidecode' program reads system data which is "intended to allow
hardware to be accurately determined", but the intent may not be met, as there are
frequent changes to hardware, firmware, and the "DMTF SMBIOS" standard.
Memory:
    12x 002C069D002C 36ASF4G72PZ-3G2E2 32 GB 2 rank 3200
    4x Not Specified Not Specified

(End of data from sysinfo program)

Compiler Version Notes

==============================================================================
    C          519.lbm_r(base, peak) 538.imagick_r(base, peak)
            544.nab_r(base, peak)
==============================================================================

(Continued on next page)
Dell Inc.

PowerEdge R440 (Intel Xeon Silver 4216, 2.10 GHz)

SPECrater®2017.fp_base = 171
SPECrater®2017.fp_peak = 179

CPU2017 License: 55
Test Sponsor: Dell Inc.
Tested by: Dell Inc.

Test Date: Apr-2020
Hardware Availability: Apr-2020
Software Availability: Apr-2020

Compiler Version Notes (Continued)

Intel(R) C Compiler for applications running on Intel(R) 64, Version 2021.1
NextGen Build 20200304
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

==============================================================================
C++             | 508.namd_r(base, peak) 510.parest_r(base, peak)
==============================================================================
Intel(R) C++ Compiler for applications running on Intel(R) 64, Version 2021.1
NextGen Build 20200304
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

==============================================================================
C++, C          | 511.povray_r(base) 526.blender_r(base, peak)
==============================================================================
Intel(R) C++ Compiler for applications running on Intel(R) 64, Version 2021.1
NextGen Build 20200304
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

Intel(R) C Compiler for applications running on Intel(R) 64, Version 2021.1
NextGen Build 20200304
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

==============================================================================
C++, C          | 511.povray_r(peak)
==============================================================================
Intel(R) C++ Intel(R) 64 Compiler for applications running on Intel(R) 64,
Version 19.1.1.217 Build 20200306
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.
Intel(R) C Intel(R) 64 Compiler for applications running on Intel(R) 64,
Version 19.1.1.217 Build 20200306
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

==============================================================================
C++, C          | 511.povray_r(base) 526.blender_r(base, peak)
==============================================================================
Intel(R) C++ Compiler for applications running on Intel(R) 64, Version 2021.1
NextGen Build 20200304
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.
Intel(R) C Compiler for applications running on Intel(R) 64, Version 2021.1
NextGen Build 20200304
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

(Continued on next page)
## Compiler Version Notes (Continued)

### C++, C

<table>
<thead>
<tr>
<th>Compiler</th>
<th>Program</th>
</tr>
</thead>
<tbody>
<tr>
<td>Intel(R) C++ Compiler for applications running on Intel(R) 64, Version 19.1.1.217 Build 20200306</td>
<td></td>
</tr>
<tr>
<td>Copyright (C) 1985-2020 Intel Corporation. All rights reserved.</td>
<td></td>
</tr>
</tbody>
</table>

### C++, C, Fortran

<table>
<thead>
<tr>
<th>Compiler</th>
<th>Program</th>
</tr>
</thead>
<tbody>
<tr>
<td>Intel(R) C++ Compiler for applications running on Intel(R) 64, Version 2021.1 NextGen Build 20200304</td>
<td></td>
</tr>
<tr>
<td>Copyright (C) 1985-2020 Intel Corporation. All rights reserved.</td>
<td></td>
</tr>
</tbody>
</table>

### Fortran

<table>
<thead>
<tr>
<th>Program</th>
</tr>
</thead>
<tbody>
<tr>
<td>503.bwaves_r(base, peak)</td>
</tr>
<tr>
<td>549.fotonik3d_r(base, peak)</td>
</tr>
<tr>
<td>554.roms_r(base, peak)</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Compiler</th>
<th>Program</th>
</tr>
</thead>
<tbody>
<tr>
<td>Intel(R) Fortran Compiler for applications running on Intel(R) 64, Version 19.1.1.217 Build 20200306</td>
<td></td>
</tr>
<tr>
<td>Copyright (C) 1985-2020 Intel Corporation. All rights reserved.</td>
<td></td>
</tr>
</tbody>
</table>

### Fortran, C

<table>
<thead>
<tr>
<th>Program</th>
</tr>
</thead>
<tbody>
<tr>
<td>521.wrf_r(base)</td>
</tr>
<tr>
<td>527.cam4_r(base, peak)</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Compiler</th>
<th>Program</th>
</tr>
</thead>
<tbody>
<tr>
<td>Intel(R) Fortran Compiler for applications running on Intel(R) 64, Version 19.1.1.217 Build 20200306</td>
<td></td>
</tr>
<tr>
<td>Copyright (C) 1985-2020 Intel Corporation. All rights reserved.</td>
<td></td>
</tr>
</tbody>
</table>

### Fortran, C

<table>
<thead>
<tr>
<th>Program</th>
</tr>
</thead>
<tbody>
<tr>
<td>521.wrf_r(peak)</td>
</tr>
</tbody>
</table>

(Continued on next page)
Compiler Version Notes (Continued)

Intel(R) Fortran Intel(R) 64 Compiler for applications running on Intel(R) 64, Version 19.1.1.217 Build 20200306
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

Intel(R) C Intel(R) 64 Compiler for applications running on Intel(R) 64, Version 19.1.1.217 Build 20200306
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

------------------------------------------------------------------------------
==============================================================================
Fortran, C      | 521.wrf_r(base) 527.cam4_r(base, peak)
------------------------------------------------------------------------------
Intel(R) Fortran Intel(R) 64 Compiler for applications running on Intel(R) 64, Version 19.1.1.217 Build 20200306
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.
Intel(R) C Compiler for applications running on Intel(R) 64, Version 2021.1 NextGen Build 20200304
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.
------------------------------------------------------------------------------
==============================================================================
Fortran, C      | 521.wrf_r(peak)
------------------------------------------------------------------------------
Intel(R) Fortran Intel(R) 64 Compiler for applications running on Intel(R) 64, Version 19.1.1.217 Build 20200306
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.
Intel(R) C Intel(R) 64 Compiler for applications running on Intel(R) 64, Version 19.1.1.217 Build 20200306
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.
------------------------------------------------------------------------------

Base Compiler Invocation

C benchmarks:
icc

C++ benchmarks:
icpc

Fortran benchmarks:
ifort

Benchmarks using both Fortran and C:
ifort icc

Benchmarks using both C and C++:
icpc icc

(Continued on next page)
Base Compiler Invocation (Continued)

Benchmarks using Fortran, C, and C++:

icpc icc ifort

Base Portability Flags

503.bwaves_r: -DSPEC_LP64
507.cactuBSSN_r: -DSPEC_LP64
508.namd_r: -DSPEC_LP64
510.parest_r: -DSPEC_LP64
511.povray_r: -DSPEC_LP64
519.lbm_r: -DSPEC_LP64
521.wrf_r: -DSPEC_LP64 -DSPEC_CASE_FLAG -convert big_endian
526.blender_r: -DSPEC_LP64 -DSPEC_CASE_FLAG -funsigned-char
527.cam4_r: -DSPEC_LP64 -DSPEC_CASE_FLAG
538.imagick_r: -DSPEC_LP64
544.nab_r: -DSPEC_LP64
549.fotonik3d_r: -DSPEC_LP64
554.roms_r: -DSPEC_LP64

Base Optimization Flags

C benchmarks:

- m64 -qnextgen -std=c11
- -Wl,- plugin-opt=-x86-branches-within-32B-boundaries -Wl,-z,muldefs
- -fuse-ld=gold -xCORE-AVX2 -Ofast -ffast-math -flto -mfpmath=sse
- -funroll-loops -qopt-mem-layout-trans=4
- -L/usr/local/jemalloc64-5.0.1/lib -ljemalloc

C++ benchmarks:

- m64 -qnextgen -Wl,- plugin-opt=-x86-branches-within-32B-boundaries
- -Wl,-z,muldefs -fuse-ld=gold -xCORE-AVX2 -Ofast -ffast-math -flto
- -mfpmath=sse -funroll-loops -qopt-mem-layout-trans=4
- -L/usr/local/jemalloc64-5.0.1/lib -ljemalloc

Fortran benchmarks:

- m64 -Wl,- plugin-opt=-x86-branches-within-32B-boundaries -Wl,-z,muldefs
- -fuse-ld=gold -xCORE-AVX2 -O3 -ipo -no-prec-div -qopt-prefetch
- -ffinite-math-only -qopt-multiple-gather-scatter-by-shuffles
- -qopt-mem-layout-trans=4 -nostandard-realloc-lhs -align array32byte
- -auto -mbranches-within-32B-boundaries

(Continued on next page)
SPEC CPU®2017 Floating Point Rate Result

Dell Inc.
PowerEdge R440 (Intel Xeon Silver 4216, 2.10 GHz)

SPECrate®2017_fp_base = 171
SPECrate®2017_fp_peak = 179

| CPU2017 License: 55 | Test Date: | Apr-2020 |
| Test Sponsor: Dell Inc. | Hardware Availability: Apr-2020 |
| Tested by: Dell Inc. | Software Availability: Apr-2020 |

Base Optimization Flags (Continued)

Fortran benchmarks (continued):
-L/usr/local/jemalloc64-5.0.1/lib -ljemalloc

Benchmarks using both Fortran and C:
-m64 -qnextgen -std=c11
-Wl, -plugin-opt=-x86-branches-within-32B-boundaries -Wl, -z, multidefs
-fuse-ld=gold -xCORE-AVX2 -Ofast -ffast-math -flto -mfpmath=sse
-funroll-loops -qopt-mem-layout-trans=4 -O3 -ipo -no-prec-div
-qopt-prefetch -ffinite-math-only
-qopt-multiple-gather-scatter-by-shuffles -nostandard-realloc-lhs
-align array32byte -auto -mbranches-within-32B-boundaries
-L/usr/local/jemalloc64-5.0.1/lib -ljemalloc

Benchmarks using both C and C++:
-m64 -qnextgen -std=c11
-Wl, -plugin-opt=-x86-branches-within-32B-boundaries -Wl, -z, multidefs
-fuse-ld=gold -xCORE-AVX2 -Ofast -ffast-math -flto -mfpmath=sse
-funroll-loops -qopt-mem-layout-trans=4
-L/usr/local/jemalloc64-5.0.1/lib -ljemalloc

Benchmarks using Fortran, C, and C++:
-m64 -qnextgen -std=c11
-Wl, -plugin-opt=-x86-branches-within-32B-boundaries -Wl, -z, multidefs
-fuse-ld=gold -xCORE-AVX2 -Ofast -ffast-math -flto -mfpmath=sse
-funroll-loops -qopt-mem-layout-trans=4 -O3 -ipo -no-prec-div
-qopt-prefetch -ffinite-math-only
-qopt-multiple-gather-scatter-by-shuffles -nostandard-realloc-lhs
-align array32byte -auto -mbranches-within-32B-boundaries
-L/usr/local/jemalloc64-5.0.1/lib -ljemalloc

Peak Compiler Invocation

C benchmarks:
icc

C++ benchmarks:
icpc

Fortran benchmarks:
ifort

Benchmarks using both Fortran and C:
ifort icc

(Continued on next page)
Peak Compiler Invocation (Continued)

Benchmarks using both C and C++:
icpc icc

Benchmarks using Fortran, C, and C++:
icpc icc ifort

Peak Portability Flags

Same as Base Portability Flags

Peak Optimization Flags

C benchmarks:
519.lbm_r: basepeak = yes
538.imagick_r: basepeak = yes
544.nab_r: basepeak = yes

C++ benchmarks:
508.namd_r: basepeak = yes
510.parest_r -m64 -qnextgen
-W1,-plugin-opt=-x86-branches-within-32B-boundaries
-W1,-z,muldefs -fuse-ld=gold -xCORE-AVX2 -Ofast
-ffast-math -flto -mfpmath=sse -funroll-loops
-qopt-mem-layout-trans=4 -L/usr/local/jemalloc64-5.0.1/lib
-ljemalloc

Fortran benchmarks:
503.bwaves_r -m64 -W1,-plugin-opt=-x86-branches-within-32B-boundaries
-W1,-z,muldefs -fuse-ld=gold -xCORE-AVX2 -O3 -ipo
-no-prec-div -qopt-prefetch -ffinite-math-only
-qopt-multiple-gather-scatter-by-shuffles
-qopt-mem-layout-trans=4 -nostandard-realloc-lhs
-align array32byte -auto -mbraches-within-32B-boundaries
-L/usr/local/jemalloc64-5.0.1/lib -ljemalloc

(Continued on next page)
SPEC CPU®2017 Floating Point Rate Result

Dell Inc.
PowerEdge R440 (Intel Xeon Silver 4216, 2.10 GHz)

SPECrate®2017_fp_base = 171
SPECrate®2017_fp_peak = 179

CPU2017 License: 55
Test Sponsor: Dell Inc.
Tested by: Dell Inc.

Test Date: Apr-2020
Hardware Availability: Apr-2020
Software Availability: Apr-2020

Peak Optimization Flags (Continued)

549. fotnik3d_r: basepeak = yes

554. roms_r: Same as 503. bwaves_r

Benchmarks using both Fortran and C:

521. wrf_r: -prof-gen(pass 1) -prof-use(pass 2) -xCORE-AVX2 -O3 -ipo
-no-prec-div -gopt-prefetch -ffinite-math-only
-gopt-multiple-gather-scatter-by-shuffles
-gopt-mem-layout-trans=4 -mbranches-within-32B-boundaries
-notstandard-realloc-lhs -align array32byte -auto
-L/usr/local/jemalloc64-5.0.1/lib -ljemalloc

527. cam4_r: basepeak = yes

Benchmarks using both C and C++:

511. povray_r: -prof-gen(pass 1) -prof-use(pass 2) -xCORE-AVX2 -O3 -ipo
-no-prec-div -gopt-prefetch -ffinite-math-only
-gopt-multiple-gather-scatter-by-shuffles
-gopt-mem-layout-trans=4 -mbranches-within-32B-boundaries
-L/usr/local/jemalloc64-5.0.1/lib -ljemalloc

526. blender_r: basepeak = yes

Benchmarks using Fortran, C, and C++:

507. cactuBSSN_r: basepeak = yes

The flags files that were used to format this result can be browsed at

You can also download the XML flags sources by saving the following links:
http://www.spec.org/cpu2017/flags/Intel-ic19.1u1-official-linux64_revA.xml

SPEC CPU and SPECrate are registered trademarks of the Standard Performance Evaluation Corporation. All other brand and product names appearing in this result are trademarks or registered trademarks of their respective holders.

For questions about this result, please contact the tester. For other inquiries, please contact info@spec.org.

Tested with SPEC CPU®2017 v1.1.0 on 2020-06-10 23:12:30-0400.
Originally published on 2020-07-07.