Cisco Systems

Cisco UCS C220 M5 (Intel Xeon Gold 6242, 2.80GHz)

SPECrate\textsuperscript{®}2017\_int\_base = 216

SPECrate\textsuperscript{®}2017\_int\_peak = 224

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Tested by: Cisco Systems

Test Date: Oct-2019
Hardware Availability: Apr-2019
Software Availability: May-2019

| Copies | 0 | 20 | 40 | 60 | 80 | 100 | 120 | 140 | 160 | 180 | 200 | 220 | 240 | 260 | 280 | 300 | 320 | 340 | 360 | 380 | 400 | 420 | 440 | 460 | 480 | 500 | 520 | 540 | 560 |
|--------|---|----|----|----|----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|
| 500.perlbench\_r | 64 | 188 | 171 | 197 | 241 | 262 | 442 |
| 502.gcc\_r | 64 | 135 | 287 | 241 | 262 | 442 |
| 505.mcf\_r | 64 | 135 | 287 | 241 | 262 | 442 |
| 520.omnetpp\_r | 64 | 135 | 287 | 241 | 262 | 442 |
| 523.xalancbmk\_r | 64 | 135 | 287 | 241 | 262 | 442 |
| 525.x264\_r | 64 | 174 | 287 | 241 | 262 | 442 |
| 531.deepsjeng\_r | 64 | 174 | 463 |
| 541.leela\_r | 64 | 174 | 463 |
| 548.exchange2\_r | 64 | 174 | 463 |
| 557.xz\_r | 64 | 139 | 463 |

--- SPECrate\textsuperscript{®}2017\_int\_base (216) ---

--- SPECrate\textsuperscript{®}2017\_int\_peak (224) ---

**Hardware**

CPU Name: Intel Xeon Gold 6242
Max MHz: 3900
Nominal: 2800
Enabled: 32 cores, 2 chips, 2 threads/core
Orderable: 1.2 Chips
Cache L1: 32 KB I + 32 KB D on chip per core
L2: 1 MB I+D on chip per core
L3: 22 MB I+D on chip per chip
Other: None
Memory: 768 GB (24 x 32 GB 2Rx4 PC4-2933V-R)
Storage: 1 x 1.9 TB SSD SAS
Other: None

**Software**

OS: SUSE Linux Enterprise Server 15 (x86\_64)
Compiler: C/C++: Version 19.0.4.227 of Intel C/C++ Compiler for Linux;
Fortran: Version 19.0.4.227 of Intel Fortran Compiler for Linux
Parallel: No
Firmware: Version 4.0.4g released Jul-2019
File System: xfs
System State: Run level 3 (multi-user)
Base Pointers: 64-bit
Peak Pointers: 32/64-bit
Other: jemalloc memory allocator V5.0.1
Power Management: --
Cisco Systems
Cisco UCS C220 M5 (Intel Xeon Gold 6242, 2.80GHz)

SPECrater®2017_int_base = 216
SPECrater®2017_int_peak = 224

Results Table

<table>
<thead>
<tr>
<th>Benchmark</th>
<th>Copies</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Copies</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Seconds</th>
<th>Ratio</th>
</tr>
</thead>
<tbody>
<tr>
<td>500.perlbench_r</td>
<td>64</td>
<td>623</td>
<td>164</td>
<td>624</td>
<td>163</td>
<td>622</td>
<td>164</td>
<td>64</td>
<td>546</td>
<td>187</td>
<td>542</td>
<td>188</td>
<td>542</td>
<td>188</td>
</tr>
<tr>
<td>502gcc_r</td>
<td>64</td>
<td>529</td>
<td>171</td>
<td>530</td>
<td>171</td>
<td>530</td>
<td>171</td>
<td>64</td>
<td>459</td>
<td>197</td>
<td>460</td>
<td>197</td>
<td>461</td>
<td>197</td>
</tr>
<tr>
<td>505.mcf_r</td>
<td>64</td>
<td>361</td>
<td>287</td>
<td>360</td>
<td>287</td>
<td>364</td>
<td>284</td>
<td>258</td>
<td>262</td>
<td>262</td>
<td>258</td>
<td>262</td>
<td>257</td>
<td>263</td>
</tr>
<tr>
<td>520.omnetpp_r</td>
<td>64</td>
<td>621</td>
<td>135</td>
<td>625</td>
<td>134</td>
<td>620</td>
<td>135</td>
<td>64</td>
<td>623</td>
<td>135</td>
<td>624</td>
<td>135</td>
<td>624</td>
<td>135</td>
</tr>
<tr>
<td>523.xalanbmk_r</td>
<td>64</td>
<td>281</td>
<td>241</td>
<td>281</td>
<td>241</td>
<td>280</td>
<td>241</td>
<td>64</td>
<td>258</td>
<td>262</td>
<td>258</td>
<td>262</td>
<td>257</td>
<td>263</td>
</tr>
<tr>
<td>525.x264_r</td>
<td>64</td>
<td>254</td>
<td>442</td>
<td>254</td>
<td>442</td>
<td>254</td>
<td>441</td>
<td>64</td>
<td>242</td>
<td>463</td>
<td>242</td>
<td>463</td>
<td>242</td>
<td>463</td>
</tr>
<tr>
<td>531.deepsjeng_r</td>
<td>64</td>
<td>410</td>
<td>179</td>
<td>410</td>
<td>179</td>
<td>411</td>
<td>179</td>
<td>64</td>
<td>410</td>
<td>179</td>
<td>410</td>
<td>179</td>
<td>410</td>
<td>179</td>
</tr>
<tr>
<td>541.leela_r</td>
<td>64</td>
<td>622</td>
<td>170</td>
<td>610</td>
<td>174</td>
<td>611</td>
<td>174</td>
<td>64</td>
<td>625</td>
<td>170</td>
<td>623</td>
<td>170</td>
<td>627</td>
<td>169</td>
</tr>
<tr>
<td>548.exchange2_r</td>
<td>64</td>
<td>379</td>
<td>442</td>
<td>379</td>
<td>442</td>
<td>380</td>
<td>442</td>
<td>64</td>
<td>380</td>
<td>441</td>
<td>381</td>
<td>440</td>
<td>380</td>
<td>441</td>
</tr>
<tr>
<td>557.xz_r</td>
<td>64</td>
<td>497</td>
<td>139</td>
<td>496</td>
<td>139</td>
<td>496</td>
<td>139</td>
<td>64</td>
<td>496</td>
<td>139</td>
<td>496</td>
<td>139</td>
<td>497</td>
<td>139</td>
</tr>
</tbody>
</table>

Results appear in the order in which they were run. Bold underlined text indicates a median measurement.

Submit Notes
The numactl mechanism was used to bind copies to processors. The config file option 'submit' was used to generate numactl commands to bind each copy to a specific processor.
For details, please see the config file.

Operating System Notes
Stack size set to unlimited using "ulimit -s unlimited"

General Notes
Environment variables set by runcpu before the start of the run:
LD_LIBRARY_PATH = "/home/cpu2017/lib/intel64:/home/cpu2017/lib/ia32:/home/cpu2017/je5.0.1-32"

Binaries compiled on a system with 1x Intel Core i9-7900X CPU + 32GB RAM memory using Redhat Enterprise Linux 7.5
Transparent Huge Pages enabled by default
Prior to runcpu invocation
Filesystem page cache synced and cleared with:
sync; echo 3>/proc/sys/vm/drop_caches
runcpu command invoked through numactl i.e.:
umactl --interleave=all runcpu <etc>

NA: The test sponsor attests, as of date of publication, that CVE-2017-5754 (Meltdown) is mitigated in the system as tested and documented.
Yes: The test sponsor attests, as of date of publication, that CVE-2017-5753 (Spectre variant 1) is mitigated in the system as tested and documented.
Yes: The test sponsor attests, as of date of publication, that CVE-2017-5715 (Spectre variant 2)

(Continued on next page)
Cisco Systems
Cisco UCS C220 M5 (Intel Xeon Gold 6242, 2.80GHz)

SPECrate®2017_int_base = 216
SPECrate®2017_int_peak = 224

<table>
<thead>
<tr>
<th>CPU2017 License:</th>
<th>9019</th>
<th>Test Date:</th>
<th>Oct-2019</th>
</tr>
</thead>
<tbody>
<tr>
<td>Test Sponsor:</td>
<td>Cisco Systems</td>
<td>Hardware Availability:</td>
<td>Apr-2019</td>
</tr>
<tr>
<td>Tested by:</td>
<td>Cisco Systems</td>
<td>Software Availability:</td>
<td>May-2019</td>
</tr>
</tbody>
</table>

General Notes (Continued)

is mitigated in the system as tested and documented.
jemalloc, a general purpose malloc implementation
built with the RedHat Enterprise 7.5, and the system compiler gcc 4.8.5

Platform Notes

BIOS Settings:
Intel HyperThreading Technology set to Enabled
SNC set to Enabled
IMC Interleaving set to 1-way Interleave
Patrol Scrub set to Disabled
Sysinfo program /home/cpu2017/bin/sysinfo
Rev: r5974 of 2018-05-19 9bcde8f2999c33d61f64985e45859ea9
running on linux-3yo3 Tue Oct 1 22:03:32 2019

SUT (System Under Test) info as seen by some common utilities.
For more information on this section, see
https://www.spec.org/cpu2017/Docs/config.html#sysinfo

From /proc/cpuinfo

model name : Intel(R) Xeon(R) Gold 6242 CPU @ 2.80GHz
  2 "physical id"s (chips)
  64 "processors"
cores, siblings (Caution: counting these is hw and system dependent. The following
excerpts from /proc/cpuinfo might not be reliable. Use with caution.)
cpu cores : 16
  siblings : 32
physical 0: cores 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15
physical 1: cores 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15

From lscpu:
Architecture: x86_64
CPU op-mode(s): 32-bit, 64-bit
Byte Order: Little Endian
CPU(s): 64
On-line CPU(s) list: 0-63
Thread(s) per core: 2
Core(s) per socket: 16
Socket(s): 2
NUMA node(s): 4
Vendor ID: GenuineIntel
CPU family: 6
Model: 85
Model name: Intel(R) Xeon(R) Gold 6242 CPU @ 2.80GHz
Stepping: 6

(Continued on next page)
## Platform Notes (Continued)

CPU MHz: 2800.000  
CPU max MHz: 3900.0000  
CPU min MHz: 1200.0000  
BogoMIPS: 5600.00  
Virtualization: VT-x  
L1d cache: 32K  
L1i cache: 32K  
L2 cache: 1024K  
L3 cache: 22528K  

NUMA node0 CPU(s): 0-3,8-11,32-35,40-43  
NUMA node1 CPU(s): 4-7,12-15,36-39,44-47  
NUMA node2 CPU(s): 16-19,24-27,48-51,56-59  
NUMA node3 CPU(s): 20-23,28-31,52-55,60-63  

Flags: fpu vme de pse tm mce lms cmov pat pse36 clflush dts acpi mmx fxsr sse sse2 ss ht tm pbe syscall nx t.XPath cpl gdb mcm2 mmx2 pdcm pdcp cml dcb fse sse3 sse4_1 sse4_2 x2apic movbe popcnt tsc_deadline_timer aes xsave avx f16c rdrand lahf_lm abm 3dnowprefetch cpuid_fault epb cat_13 cdp_l3 invpcid_single intel_pni mba tpr_shadow vmmi flexpriority ept vpid fsbgsbase tsc_adjust bmi1 hle avx2 smep bmi2 erms invpclid rtm cqm mpx rdt_a avx512f avx512dq rdseed adx smap clflushopt clwb intel_pt avx512cd avx512bw avx512vl xsaveopt xsavec xsaveex cqm_llc cqm_occup_llc cqm_mbb_total cqm_mbb_local ibpb ibrs stibp dtherm ida arat pln pts hwp hwp_act_window hwp_epp hwp_pkg_req pku ospke avx512_vnni arch_capabilities ssbd

/proc/cpuinfo cache data

```text
cache size : 22528 KB
```

From numactl --hardware  WARNING: a numactl 'node' might or might not correspond to a physical chip.

```text
available: 4 nodes (0-3)
node 0 cpus: 0 1 2 3 8 9 10 11 32 33 34 35 40 41 42 43  
node 0 size: 192074 MB  
node 0 free: 191768 MB  
node 1 cpus: 4 5 6 7 12 13 14 15 36 37 38 39 44 45 46 47  
node 1 size: 193527 MB  
node 1 free: 193287 MB  
node 2 cpus: 16 17 18 19 24 25 26 27 48 49 50 51 56 57 58 59  
node 2 size: 193527 MB  
node 2 free: 193153 MB  
node 3 cpus: 20 21 22 23 28 29 30 31 52 53 54 55 60 61 62 63  
node 3 size: 193526 MB  
node 3 free: 193241 MB  
node distances:
  node 0 1 2 3  
  0: 10 11 21 21
```

(Continued on next page)
Cisco Systems
Cisco UCS C220 M5 (Intel Xeon Gold 6242, 2.80GHz)

SPECrate®2017_int_base = 216
SPECrate®2017_int_peak = 224

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Test Date: Oct-2019
Tested by: Cisco Systems
Hardware Availability: Apr-2019
Software Availability: May-2019

Platform Notes (Continued)

1: 11 10 21 21
2: 21 21 10 11
3: 21 21 11 10

From /proc/meminfo
MemTotal: 791200096 kB
HugePages_Total: 0
Hugepagesize: 2048 kB

From /etc/*release* /etc/*version*
NAME="SLES"
VERSION="15"
VERSION_ID="15"
PRETTY_NAME="SUSE Linux Enterprise Server 15"
ID="sles"
ID_LIKE="suse"
ANSI_COLOR="0;32"
CPE_NAME="cpe:/o:suse:sles:15"

uname -a:
Linux linux-3yo3 4.12.14-23-default #1 SMP Tue May 29 21:04:44 UTC 2018 (cd0437b)
x86_64 x86_64 x86_64 GNU/Linux

Kernel self-reported vulnerability status:
CVE-2017-5754 (Meltdown): Not affected
CVE-2017-5753 (Spectre variant 1): Mitigation: __user pointer sanitization
CVE-2017-5715 (Spectre variant 2): Mitigation: Indirect Branch Restricted Speculation, IBPB, IBRS_FW

run-level 3 Oct 1 21:55

SPEC is set to: /home/cpu2017
Filesystem Type Size Used Avail Use% Mounted on
/dev/sda1 xfs 224G 20G 204G 9% /

Additional information from dmidecode follows. WARNING: Use caution when you interpret this section. The 'dmidecode' program reads system data which is "intended to allow hardware to be accurately determined", but the intent may not be met, as there are frequent changes to hardware, firmware, and the "DMTF SMBIOS" standard.

BIOS Cisco Systems, Inc. C220M5.4.0.4g.0.0712190011 07/12/2019
Memory:
24x 0xCE00 M393A4K40CB2-CVF 32 GB 2 rank 2933, configured at 2934

(End of data from sysinfo program)
Cisco Systems
Cisco UCS C220 M5 (Intel Xeon Gold 6242, 2.80GHz)

SPEC CPU®2017 Integer Rate Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

Cisco Systems
Cisco UCS C220 M5 (Intel Xeon Gold 6242, 2.80GHz)

SPECrate®2017_int_base = 216
SPECrate®2017_int_peak = 224

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Hardware Availability: Apr-2019
Test Date: Oct-2019
Tested by: Cisco Systems
Software Availability: May-2019

Compiler Version Notes

==============================================================================
C       | 502.gcc_r(peak)
------------------------------------------------------------------------------
Intel(R) C Intel(R) 64 Compiler for applications running on IA-32, Version
19.0.4.227 Build 20190416
Copyright (C) 1985-2019 Intel Corporation. All rights reserved.
------------------------------------------------------------------------------
==============================================================================
C       | 500.perlbench_r(base, peak) 502.gcc_r(base) 505.mcf_r(base, peak)
| 525.x264_r(base, peak) 557.xz_r(base, peak)
------------------------------------------------------------------------------
Intel(R) C Intel(R) 64 Compiler for applications running on Intel(R) 64,
Version 19.0.4.227 Build 20190416
Copyright (C) 1985-2019 Intel Corporation. All rights reserved.
------------------------------------------------------------------------------
==============================================================================
C       | 502.gcc_r(peak)
------------------------------------------------------------------------------
Intel(R) C Intel(R) 64 Compiler for applications running on IA-32, Version
19.0.4.227 Build 20190416
Copyright (C) 1985-2019 Intel Corporation. All rights reserved.
------------------------------------------------------------------------------
==============================================================================
C++     | 523.xalancbmk_r(peak)
------------------------------------------------------------------------------
Intel(R) C++ Intel(R) 64 Compiler for applications running on IA-32, Version
19.0.4.227 Build 20190416
Copyright (C) 1985-2019 Intel Corporation. All rights reserved.
------------------------------------------------------------------------------
==============================================================================
C++     | 520.omnetpp_r(base, peak) 523.xalancbmk_r(base)
| 531.deepsjeng_r(base, peak) 541.leela_r(base, peak)
------------------------------------------------------------------------------
Intel(R) C++ Intel(R) 64 Compiler for applications running on Intel(R) 64,

(Continued on next page)
Cisco Systems
Cisco UCS C220 M5 (Intel Xeon Gold 6242, 2.80GHz)

<table>
<thead>
<tr>
<th>CPU2017 License:</th>
<th>9019</th>
</tr>
</thead>
<tbody>
<tr>
<td>Test Sponsor:</td>
<td>Cisco Systems</td>
</tr>
<tr>
<td>Tested by:</td>
<td>Cisco Systems</td>
</tr>
</tbody>
</table>

**Compiler Version Notes (Continued)**

```
Version 19.0.4.227 Build 20190416
Copyright (C) 1985-2019 Intel Corporation. All rights reserved.
```

```
C++ | 523.xalancbmk_r(peak)
```

Intel(R) C++ Intel(R) 64 Compiler for applications running on IA-32, Version 19.0.4.227 Build 20190416
Copyright (C) 1985-2019 Intel Corporation. All rights reserved.

```
C++ | 520.omnetpp_r(base, peak) 523.xalancbmk_r(base) 531.deepsjeng_r(base, peak) 541.leela_r(base, peak)
```

Intel(R) C++ Intel(R) 64 Compiler for applications running on Intel(R) 64, Version 19.0.4.227 Build 20190416
Copyright (C) 1985-2019 Intel Corporation. All rights reserved.

```
Fortran | 548.exchange2_r(base, peak)
```

Intel(R) Fortran Intel(R) 64 Compiler for applications running on Intel(R) 64, Version 19.0.4.227 Build 20190416
Copyright (C) 1985-2019 Intel Corporation. All rights reserved.

**Base Compiler Invocation**

- **C benchmarks:**
  - `icc -m64 -std=c11`

- **C++ benchmarks:**
  - `icpc -m64`

- **Fortran benchmarks:**
  - `ifort -m64`

**Base Portability Flags**

500.perlbench_r: -DSPEC_LP64 -DSPEC_LINUX_X64

(Continued on next page)
Cisco Systems
Cisco UCS C220 M5 (Intel Xeon Gold 6242, 2.80GHz)

SPEC CPU®2017 Integer Rate Result
Copyright 2017-2020 Standard Performance Evaluation Corporation

SPECrater®2017_int_base = 216
SPECrater®2017_int_peak = 224

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Tested by: Cisco Systems

Test Date: Oct-2019
Hardware Availability: Apr-2019
Software Availability: May-2019

Base Portatility Flags (Continued)

502gcc_r: -DSPEC_LP64
505mcf_r: -DSPEC_LP64
520omnetpp_r: -DSPEC_LP64
523xalancbmk_r: -DSPEC_LP64 -DSPEC_LINUX
525x264_r: -DSPEC_LP64
531.deepsjeng_r: -DSPEC_LP64
541.leela_r: -DSPEC_LP64
548.exchange2_r: -DSPEC_LP64
557.xz_r: -DSPEC_LP64

Base Optimization Flags

C benchmarks:
-Wl,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div
-qopt-mem-layout-trans=4
-L/usr/local/IntelCompiler19/compilers_and_libraries_2019.4.227/linux/compiler/lib/intel64
-lqkmalloc

C++ benchmarks:
-Wl,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div
-qopt-mem-layout-trans=4
-L/usr/local/IntelCompiler19/compilers_and_libraries_2019.4.227/linux/compiler/lib/intel64
-lqkmalloc

Fortran benchmarks:
-Wl,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div
-qopt-mem-layout-trans=4 -nostandard-realloc-lhs -align array32byte
-L/usr/local/IntelCompiler19/compilers_and_libraries_2019.4.227/linux/compiler/lib/intel64
-lqkmalloc

Peak Compiler Invocation

C benchmarks (except as noted below):
icc -m64 -std=c11

502gcc_r: icc -m32 -std=c11 -L/usr/local/IntelCompiler19/compilers_and_libraries_2019.4.227/linux/compiler/lib/ia32_lin

C++ benchmarks (except as noted below):
icpc -m64

523xalancbmk_r: icpc -m32 -L/usr/local/IntelCompiler19/compilers_and_libraries_2019.4.227/linux/compiler/lib/ia32_lin

(Continued on next page)
Cisco Systems
Cisco UCS C220 M5 (Intel Xeon Gold 6242, 2.80GHz)

SPECrate®2017_int_base = 216
SPECrate®2017_int_peak = 224

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Tested by: Cisco Systems

Test Date: Oct-2019
Hardware Availability: Apr-2019
Software Availability: May-2019

Peak Compiler Invocation (Continued)
ifort  -m64

Peake Portability Flags
500.perlbench_r: -DSPEC_LP64 -DSPEC_LINUX_X64
502.gcc_r: -D_FILE_OFFSET_BITS=64
505.mcf_r: -DSPEC_LP64
520.omnetpp_r: -DSPEC_LP64
523.xalancbmk_r: -D_FILE_OFFSET_BITS=64 -DSPEC_LINUX
525.x264_r: -DSPEC_LP64
531.deepsjeng_r: -DSPEC_LP64
541.leela_r: -DSPEC_LP64
548.exchange2_r: -DSPEC_LP64
557.xz_r: -DSPEC_LP64

Peak Optimization Flags
C benchmarks:
500.perlbench_r: -Wl,-z,muldefs -prof-gen(pass 1) -prof-use(pass 2) -ipo
-xCORE-AVX512 -O3 -no-prec-div -qopt-mem-layout-trans=4
-fno-strict-overflow
-L/usr/local/IntelCompiler19/compilers_and_libraries_2019.4.227/linux/compiler/lib/intel64
-lqkmalloc

502.gcc_r: -Wl,-z,muldefs -prof-gen(pass 1) -prof-use(pass 2) -ipo
-xCORE-AVX512 -O3 -no-prec-div -qopt-mem-layout-trans=4
-L/usr/local/je5.0.1-32/lib -ljemalloc

505.mcf_r: -Wl,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div
-qopt-mem-layout-trans=4
-L/usr/local/IntelCompiler19/compilers_and_libraries_2019.4.227/linux/compiler/lib/intel64
-lqkmalloc

520.omnetpp_r: -Wl,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div
-qopt-mem-layout-trans=4
-L/usr/local/IntelCompiler19/compilers_and_libraries_2019.4.227/linux/compiler/lib/intel64
-lqkmalloc

523.xalancbmk_r: -D_FILE_OFFSET_BITS=64 -DSPEC_LINUX
525.x264_r: -DSPEC_LP64
531.deepsjeng_r: -DSPEC_LP64
541.leela_r: -DSPEC_LP64
548.exchange2_r: -DSPEC_LP64
557.xz_r: Same as 505.mcf_r

(Continued on next page)
Cisco Systems
Cisco UCS C220 M5 (Intel Xeon Gold 6242, 2.80GHz)

<table>
<thead>
<tr>
<th>SPECrate®2017_int_base</th>
<th>216</th>
</tr>
</thead>
<tbody>
<tr>
<td>SPECrate®2017_int_peak</td>
<td>224</td>
</tr>
</tbody>
</table>

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Tested by: Cisco Systems
Test Date: Oct-2019
Hardware Availability: Apr-2019
Software Availability: May-2019

### Peak Optimization Flags (Continued)

**C++ benchmarks:**

- `523.xalancbmk_r`: `-Wl,-z,muldefs -prof-gen(pass 1) -prof-use(pass 2) -ipo -xCORE-AVX512 -O3 -no-prec-div -qopt-mem-layout-trans=4 -L/usr/local/je5.0.1-32/lib -ljemalloc`
- `531.deepsjeng_r`: Same as `520.omnetpp_r`
- `541.leela_r`: Same as `520.omnetpp_r`

**Fortran benchmarks:**


The flags files that were used to format this result can be browsed at


You can also download the XML flags sources by saving the following links:


SPEC CPU and SPECrate are registered trademarks of the Standard Performance Evaluation Corporation. All other brand and product names appearing in this result are trademarks or registered trademarks of their respective holders.

For questions about this result, please contact the tester. For other inquiries, please contact info@spec.org.