### SPEC CPU®2017 Floating Point Speed Result

**Cisco Systems**

Cisco UCS B200 M5 (Intel Xeon Silver 4210, 2.20GHz)

<table>
<thead>
<tr>
<th>SPECspeed®2017_fp_base</th>
<th>82.1</th>
</tr>
</thead>
<tbody>
<tr>
<td>SPECspeed®2017_fp_peak</td>
<td>Not Run</td>
</tr>
</tbody>
</table>

**CPU2017 License:** 9019  
**Test Sponsor:** Cisco Systems  
**Tested by:** Cisco Systems  
**Test Date:** Aug-2019  
**Hardware Availability:** Apr-2019  
**Software Availability:** May-2019

<table>
<thead>
<tr>
<th>Threads</th>
<th>SPECspeed®2017_fp_base (82.1)</th>
</tr>
</thead>
<tbody>
<tr>
<td>603.bwaves_s 20</td>
<td>89.2</td>
</tr>
<tr>
<td>607.cactuBSSN_s 20</td>
<td>70.6</td>
</tr>
<tr>
<td>619.lbm_s 20</td>
<td>75.3</td>
</tr>
<tr>
<td>621.wrf_s 20</td>
<td>46.8</td>
</tr>
<tr>
<td>627.cam4_s 20</td>
<td>55.6</td>
</tr>
<tr>
<td>628.pop2_s 20</td>
<td>59.2</td>
</tr>
<tr>
<td>638.imagick_s 20</td>
<td>110</td>
</tr>
<tr>
<td>644.nab_s 20</td>
<td>64.9</td>
</tr>
<tr>
<td>649.fotonik3d_s 20</td>
<td>74.8</td>
</tr>
</tbody>
</table>

#### Hardware

- **CPU Name:** Intel Xeon Silver 4210  
- **Max MHz:** 3200  
- **Nominal:** 2200  
- **Enabled:** 20 cores, 2 chips  
- **Orderable:** 1.2 chips  
- **Cache L1:** 32 KB I + 32 KB D on chip per core  
- **Cache L2:** 1 MB I+D on chip per core  
- **Cache L3:** 13.75 MB I+D on chip per chip  
- **Memory:** 768 GB (24 x 32 GB 2Rx4 PC4-2933V-R, running at 2400)  
- **Storage:** 1 x 1.2 TB SAS 7.2K RPM  
- **Other:** None

#### Software

- **OS:** SUSE Linux Enterprise Server 15 (x86_64) 4.12.14-23-default  
- **Compiler:** C/C++: Version 19.0.4.227 of Intel C/C++ Compiler Build 20190416 for Linux; Fortran: Version 19.0.4.227 of Intel Fortran Compiler Build 20190416 for Linux  
- **Parallel:** Yes  
- **Firmware:** Version 4.0.4b released Apr-2019  
- **File System:** btrfs  
- **System State:** Run level 3 (multi-user)  
- **Base Pointers:** 64-bit  
- **Peak Pointers:** Not Applicable  
- **Other:** None  
- **Power Management:** --
SPEC CPU®2017 Floating Point Speed Result

Cisco Systems
Cisco UCS B200 M5 (Intel Xeon Silver 4210, 2.20GHz)

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Tested by: Cisco Systems

SPECspeed®2017_fp_base = 82.1
SPECspeed®2017_fp_peak = Not Run

Results Table

<table>
<thead>
<tr>
<th>Benchmark</th>
<th>Threads</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Base</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Peak</th>
<th>Seconds</th>
<th>Ratio</th>
</tr>
</thead>
<tbody>
<tr>
<td>603.bwaves_s</td>
<td>20</td>
<td>165</td>
<td>357</td>
<td>166</td>
<td>356</td>
<td>166</td>
<td>356</td>
<td></td>
<td></td>
</tr>
<tr>
<td>607.cactuBSSN_s</td>
<td>20</td>
<td>187</td>
<td>89.1</td>
<td>187</td>
<td>89.3</td>
<td>187</td>
<td>89.2</td>
<td></td>
<td></td>
</tr>
<tr>
<td>619.lbm_s</td>
<td>20</td>
<td>74.2</td>
<td>70.6</td>
<td>74.1</td>
<td>70.7</td>
<td>74.4</td>
<td>70.4</td>
<td></td>
<td></td>
</tr>
<tr>
<td>621.wrf_s</td>
<td>20</td>
<td>175</td>
<td>75.7</td>
<td>177</td>
<td>74.6</td>
<td>176</td>
<td>75.3</td>
<td></td>
<td></td>
</tr>
<tr>
<td>627.cam4_s</td>
<td>20</td>
<td>189</td>
<td>46.8</td>
<td>190</td>
<td>46.8</td>
<td>189</td>
<td>46.8</td>
<td></td>
<td></td>
</tr>
<tr>
<td>628.pop2_s</td>
<td>20</td>
<td>214</td>
<td>55.6</td>
<td>213</td>
<td>55.8</td>
<td>216</td>
<td>54.9</td>
<td></td>
<td></td>
</tr>
<tr>
<td>638.imagick_s</td>
<td>20</td>
<td>244</td>
<td>59.2</td>
<td>244</td>
<td>59.2</td>
<td>244</td>
<td>59.1</td>
<td></td>
<td></td>
</tr>
<tr>
<td>644.nab_s</td>
<td>20</td>
<td>159</td>
<td>110</td>
<td>159</td>
<td>110</td>
<td>159</td>
<td>110</td>
<td></td>
<td></td>
</tr>
<tr>
<td>649.fotonik3d_s</td>
<td>20</td>
<td>142</td>
<td>64.3</td>
<td>140</td>
<td>64.9</td>
<td>140</td>
<td>64.9</td>
<td></td>
<td></td>
</tr>
<tr>
<td>654.roms_s</td>
<td>20</td>
<td>210</td>
<td>74.9</td>
<td>211</td>
<td>74.8</td>
<td>211</td>
<td>74.6</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Results appear in the order in which they were run. Bold underlined text indicates a median measurement.

Operating System Notes
Stack size set to unlimited using "ulimit -s unlimited"

General Notes

Environment variables set by runcpu before the start of the run:
LD_LIBRARY_PATH = "/home/cpu2017/lib/intel64:/home/cpu2017/lib/ia32:/home/cpu2017/je5.0.1-32"

Binaries compiled on a system with 1x Intel Core i9-7900X CPU + 32GB RAM
memory using Redhat Enterprise Linux 7.5
Transparent Huge Pages enabled by default
Prior to runcpu invocation
Filesystem page cache synced and cleared with:
sync; echo 3 > /proc/sys/vm/drop_caches
runcpu command invoked through numactl i.e.:
numactl --interleave=all runcpu <etc>
NA: The test sponsor attests, as of date of publication, that CVE-2017-5754 (Meltdown)
is mitigated in the system as tested and documented.
Yes: The test sponsor attests, as of date of publication, that CVE-2017-5753 (Spectre variant 1)
is mitigated in the system as tested and documented.
Yes: The test sponsor attests, as of date of publication, that CVE-2017-5715 (Spectre variant 2)
is mitigated in the system as tested and documented.

Platform Notes

BIOS Settings:
Intel HyperThreading Technology set to Disabled
CPU performance set to Enterprise

(Continued on next page)
Cisco Systems
Cisco UCS B200 M5 (Intel Xeon Silver 4210, 2.20GHz)

| SPECspeed®2017_fp_base = 82.1 |
| SPECspeed®2017_fp_peak = Not Run |

| CPU2017 License: 9019 | Test Date: Aug-2019 |
| Test Sponsor: Cisco Systems | Hardware Availability: Apr-2019 |
| Tested by: Cisco Systems | Software Availability: May-2019 |

**Platform Notes (Continued)**

Power Performance Tuning set to OS Controls
SNC set to Disabled
IMC Interleaving set to Auto
Patrol Scrub set to Disabled
Sysinfo program /home/cpu2017/bin/sysinfo
Rev: r5797 of 2017-06-14 96c45e4568ad54c135fd618b6cc091c0f

SUT (System Under Test) info as seen by some common utilities.
For more information on this section, see https://www.spec.org/cpu2017/Docs/config.html#sysinfo

From /proc/cpuinfo

```
model name : Intel(R) Xeon(R) Silver 4210 CPU @ 2.20GHz
  2 "physical id"s (chips)
  20 "processors"
cores, siblings (Caution: counting these is hw and system dependent. The following excerpts from /proc/cpuinfo might not be reliable. Use with caution.)
cpu cores : 10
siblings : 10
physical 0: cores 0 1 2 3 4 8 9 10 11 12
physical 1: cores 0 1 2 3 4 8 9 10 11 12
```

From lscpu:

```
Architecture: x86_64
CPU op-mode(s): 32-bit, 64-bit
Byte Order: Little Endian
CPU(s): 20
On-line CPU(s) list: 0-19
Core(s) per socket: 10
Socket(s): 2
NUMA node(s): 2
Vendor ID: GenuineIntel
CPU family: 6
Model: 85
Model name: Intel(R) Xeon(R) Silver 4210 CPU @ 2.20GHz
Stepping: 6
CPU MHz: 2200.000
CPU max MHz: 3200.0000
CPU min MHz: 1000.0000
BogoMIPS: 4400.00
Virtualization: VT-x
L1d cache: 32K
L1i cache: 32K
L2 cache: 1024K
L3 cache: 14080K
```

(Continued on next page)
Cisco Systems
Cisco UCS B200 M5 (Intel Xeon Silver 4210, 2.20GHz)

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Tested by: Cisco Systems

SPECspeed®2017_fp_base = 82.1
SPECspeed®2017_fp_peak = Not Run

Test Date: Aug-2019
Hardware Availability: Apr-2019
Software Availability: May-2019

Platform Notes (Continued)

NUMA node0 CPU(s): 0-9
NUMA node1 CPU(s): 10-19
Flags: fpu vme de pse tsc msr pae mce cx8 apic sep mtrr pge mca cmov
pat pse36 clflush dtc acpi mmx fxsr sse sse2 ss ht tm pbe syscall nx pdpe1gb rdscp
lm constant_tsc art arch_perfmon pebs bts rep_good nopl xtopology nonstop_tsc cpuid
aperfmpref perf tsc_known_freq pni pclmulqdq dtes64 monitor ds_cpl vmx smx est tm2 ssse3
sdbe fma cx16 xtpr pdcm pccc dca sse4_1 sse4_2 x2apic movbe popcnt
"tsc_deadline_timer" "aes xsave avx f16c rdrand lahf_lm abm 3dnowprefetch cpuid_fault
ebp cat_13 cdp_13 invpcid_single intel_patin mba tpr_shadow vmi flexpriority ept
vpid fsgsbase tsc_adjust bmi1 hle avx2 smep bmi2 ets invpcid rtms cmq mpx rdtd_s
avx512f avx512dq rdseed adx smap clflushopt clwb intel_pt avx512cd avx512bw avx512vl
xsaveopt xsaves cxsave xcvtbx cxsave cqm_llc cqm_occult_llc cqm_mbms total cqm_mbms local
ibpb ibrs stbip dtherm ida arat pln pts hwp hwp_act_window hwp_epp hwp_pkg_req pkus
opspe avx512_vnni arch_capabilities ssbd

//proc/cpuinfo cache data

cache size : 14080 KB

From numactl --hardware WARNING: a numactl 'node' might or might not correspond to a
physical chip.

available: 2 nodes (0-1)
node 0 cpus: 0 1 2 3 4 5 6 7 8 9
node 0 size: 385589 MB
node 0 free: 379092 MB
node 1 cpus: 10 11 12 13 14 15 16 17 18 19
node 1 size: 387046 MB
node 1 free: 383969 MB
node distances:
node 0 1
0: 10 21
1: 21 10

From /proc/meminfo
MemTotal: 791179540 KB
HugePages_Total: 0
Hugepagesize: 2048 KB

From /etc/*release* /etc/*version*

os-release:
NAME="SLES"
VERSION="15"
VERSION_ID="15"
PRETTY_NAME="SUSE Linux Enterprise Server 15"
TYPE="sles"
ID="sles"
ID_LIKE="suse"
ANSI_COLOR="0;32"
CPE_NAME="cpe:/o:suse:sles:15"

(Continued on next page)
Platform Notes (Continued)

uname -a:
  Linux linux-5vrl 4.12.14-23-default #1 SMP Tue May 29 21:04:44 UTC 2018 (cd0437b)
x86_64 x86_64 x86_64 GNU/Linux

run-level 3 Aug 28 15:32

SPEC is set to: /home/cpu2017

Filesystem     Type   Size  Used Avail Use% Mounted on
/dev/sdb1      btrfs  224G   22G  202G  10% /home

Additional information from dmidecode follows. WARNING: Use caution when you interpret this section. The 'dmidecode' program reads system data which is "intended to allow hardware to be accurately determined", but the intent may not be met, as there are frequent changes to hardware, firmware, and the "DMTF SMBIOS" standard.

BIOS Cisco Systems, Inc. B200M5.4.0.4b.0.0407191258 04/07/2019
Memory:
  24x 0xCE00 M393A4K40CB2-CVF 32 GB 2 rank 2933, configured at 2400

(End of data from sysinfo program)

Compiler Version Notes

 C               | 619.lbm_s(base) 638.imagick_s(base) 644.nab_s(base)
------------------------------------------------------------------------------
Intel(R) C Intel(R) 64 Compiler for applications running on Intel(R) 64,
Version 19.0.4.227 Build 20190416
Copyright (C) 1985-2019 Intel Corporation. All rights reserved.
------------------------------------------------------------------------------
C++, C, Fortran | 607.cactuBSSN_s(base)
------------------------------------------------------------------------------
Intel(R) C++ Intel(R) 64 Compiler for applications running on Intel(R) 64,
Version 19.0.4.227 Build 20190416
Copyright (C) 1985-2019 Intel Corporation. All rights reserved.
Intel(R) C Intel(R) 64 Compiler for applications running on Intel(R) 64,
Version 19.0.4.227 Build 20190416
Copyright (C) 1985-2019 Intel Corporation. All rights reserved.
Intel(R) Fortran Intel(R) 64 Compiler for applications running on Intel(R)
  64, Version 19.0.4.227 Build 20190416
Copyright (C) 1985-2019 Intel Corporation. All rights reserved.
------------------------------------------------------------------------------

(Continued on next page)
Cisco Systems
Cisco UCS B200 M5 (Intel Xeon Silver 4210, 2.20GHz)

SPECspeed®2017_fp_base = 82.1
SPECspeed®2017_fp_peak = Not Run

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Tested by: Cisco Systems

Compiler Version Notes (Continued)

Fortran | 603.bwaves_s(base) 649.fotonik3d_s(base) 654.roms_s(base)
------------------------------------------------------------------
Intel(R) Fortran Intel(R) 64 Compiler for applications running on Intel(R)
 64, Version 19.0.4.227 Build 20190416
Copyright (C) 1985-2019 Intel Corporation. All rights reserved.
------------------------------------------------------------------

Fortran, C | 621.wrf_s(base) 627.cam4_s(base) 628.pop2_s(base)
------------------------------------------------------------------
Intel(R) Fortran Intel(R) 64 Compiler for applications running on Intel(R)
 64, Version 19.0.4.227 Build 20190416
Copyright (C) 1985-2019 Intel Corporation. All rights reserved.
Intel(R) C Intel(R) 64 Compiler for applications running on Intel(R) 64,
  Version 19.0.4.227 Build 20190416
Copyright (C) 1985-2019 Intel Corporation. All rights reserved.

Base Compiler Invocation

C benchmarks:
icc -m64 -std=c11

Fortran benchmarks:
ifort -m64

Benchmarks using both Fortran and C:
ifort -m64 icc -m64 -std=c11

Benchmarks using Fortran, C, and C++:
icpc -m64 icc -m64 -std=c11 ifort -m64

Base Portability Flags

603.bwaves_s: -DSPEC_LP64
607.cactuBSSN_s: -DSPEC_LP64
619.lbm_s: -DSPEC_LP64
621.wrf_s: -DSPEC_LP64 -DSPEC_CASE_FLAG -convert big_endian
627.cam4_s: -DSPEC_LP64 -DSPEC_CASE_FLAG
628.pop2_s: -DSPEC_LP64 -DSPEC_CASE_FLAG -convert big_endian
  -assume byterecl
638.imagick_s: -DSPEC_LP64
644.nab_s: -DSPEC_LP64

(Continued on next page)
Cisco Systems
Cisco UCS B200 M5 (Intel Xeon Silver 4210, 2.20GHz)

SPECSpeed®2017_fp_base = 82.1
SPECSpeed®2017_fp_peak = Not Run

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Test Date: Aug-2019
Tested by: Cisco Systems
Hardware Availability: Apr-2019
Software Availability: May-2019

Base Portability Flags (Continued)

649.fotonik3d_s: -DSPEC_LP64
654.roms_s: -DSPEC_LP64

Base Optimization Flags

C benchmarks:
-xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-prefetch
-ffinite-math-only -qopt-mem-layout-trans=4 -qopenmp -DSPEC_OPENMP

Fortran benchmarks:
-DSPEC_OPENMP -xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-prefetch
-ffinite-math-only -qopt-mem-layout-trans=4 -qopenmp
-nostandard-realloc-lhs

Benchmarks using both Fortran and C:
-xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-prefetch
-ffinite-math-only -qopt-mem-layout-trans=4 -qopenmp -DSPEC_OPENMP
-nostandard-realloc-lhs

Benchmarks using Fortran, C, and C++:
-xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-prefetch
-ffinite-math-only -qopt-mem-layout-trans=4 -qopenmp -DSPEC_OPENMP
-nostandard-realloc-lhs

The flags files that were used to format this result can be browsed at

You can also download the XML flags sources by saving the following links:

SPEC CPU and SPECSpeed are registered trademarks of the Standard Performance Evaluation Corporation. All other brand and product names appearing in this result are trademarks or registered trademarks of their respective holders.

For questions about this result, please contact the tester. For other inquiries, please contact info@spec.org.

Tested with SPEC CPU®2017 v1.0.2 on 2019-08-29 01:52:21-0400.
Originally published on 2019-09-19.