



# SPEC CPU®2017 Integer Rate Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS B200 M5 (Intel Xeon Silver 4214,  
2.20GHz)

**SPECrate®2017\_int\_base = 135**

**SPECrate®2017\_int\_peak = Not Run**

**CPU2017 License:** 9019


**Test Sponsor:** Cisco Systems

**Tested by:** Cisco Systems

**Test Date:** Aug-2019

**Hardware Availability:** Apr-2019

**Software Availability:** May-2019



### Hardware

CPU Name: Intel Xeon Silver 4214  
 Max MHz: 3200  
 Nominal: 2200  
 Enabled: 24 cores, 2 chips, 2 threads/core  
 Orderable: 1,2 Chips  
 Cache L1: 32 KB I + 32 KB D on chip per core  
 L2: 1 MB I+D on chip per core  
 L3: 16.5 MB I+D on chip per chip  
 Other: None  
 Memory: 768 GB (24 x 32 GB 2Rx4 PC4-2933V-R,  
 running at 2400)  
 Storage: 1 x 240 GB M.2 SATA SSD  
 Other: None

### Software

OS: SUSE Linux Enterprise Server 15 (x86\_64)  
 4.12.14-23-default  
 Compiler: C/C++: Version 19.0.4.227 of Intel C/C++  
 Compiler for Linux;  
 Fortran: Version 19.0.4.227 of Intel Fortran  
 Compiler for Linux  
 Parallel: No  
 Firmware: Version 4.0.4b released Apr-2019  
 File System: btrfs  
 System State: Run level 3 (multi-user)  
 Base Pointers: 64-bit  
 Peak Pointers: Not Applicable  
 Other: None  
 Power Management: --



# SPEC CPU®2017 Integer Rate Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS B200 M5 (Intel Xeon Silver 4214,  
2.20GHz)

**SPECrate®2017\_int\_base = 135**

**SPECrate®2017\_int\_peak = Not Run**

CPU2017 License: 9019

Test Date: Aug-2019

Test Sponsor: Cisco Systems

Hardware Availability: Apr-2019

Tested by: Cisco Systems

Software Availability: May-2019

## Results Table

Benchmark	Base							Peak						
	Copies	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio	Copies	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio
500.perlbench_r	48	<b>752</b>	<b>102</b>	752	102	758	101							
502.gcc_r	48	600	113	609	112	<b>605</b>	<b>112</b>							
505.mcf_r	48	427	182	430	180	<b>427</b>	<b>182</b>							
520.omnetpp_r	48	<b>683</b>	<b>92.3</b>	680	92.6	684	92.1							
523.xalancbmk_r	48	321	158	<b>321</b>	<b>158</b>	321	158							
525.x264_r	48	320	262	<b>322</b>	<b>261</b>	323	260							
531.deepsjeng_r	48	<b>500</b>	<b>110</b>	501	110	500	110							
541.leela_r	48	<b>791</b>	<b>101</b>	792	100	784	101							
548.exchange2_r	48	476	264	475	265	<b>475</b>	<b>265</b>							
557.xz_r	48	<b>575</b>	<b>90.2</b>	575	90.2	577	89.8							

**SPECrate®2017\_int\_base = 135**

**SPECrate®2017\_int\_peak = Not Run**

Results appear in the order in which they were run. Bold underlined text indicates a median measurement.

## Submit Notes

The numactl mechanism was used to bind copies to processors. The config file option 'submit' was used to generate numactl commands to bind each copy to a specific processor. For details, please see the config file.

## Operating System Notes

Stack size set to unlimited using "ulimit -s unlimited"

## General Notes

Environment variables set by runcpu before the start of the run:

KMP\_AFFINITY = "granularity=fine,compact"

LD\_LIBRARY\_PATH = "/home/cpu2017/lib/intel64"

OMP\_STACKSIZE = "192M"

Binaries compiled on a system with 1x Intel Core i9-7900X CPU + 32GB RAM memory using Redhat Enterprise Linux 7.5

Transparent Huge Pages enabled by default

Prior to runcpu invocation

Filesystem page cache synced and cleared with:

sync; echo 3> /proc/sys/vm/drop\_caches

NA: The test sponsor attests, as of date of publication, that CVE-2017-5754 (Meltdown) is mitigated in the system as tested and documented.

Yes: The test sponsor attests, as of date of publication, that CVE-2017-5753 (Spectre variant 1) is mitigated in the system as tested and documented.

Yes: The test sponsor attests, as of date of publication, that CVE-2017-5715 (Spectre variant 2)

(Continued on next page)



# SPEC CPU®2017 Integer Rate Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS B200 M5 (Intel Xeon Silver 4214,  
2.20GHz)

SPECrate®2017\_int\_base = 135

SPECrate®2017\_int\_peak = Not Run

CPU2017 License: 9019

Test Date: Aug-2019

Test Sponsor: Cisco Systems

Hardware Availability: Apr-2019

Tested by: Cisco Systems

Software Availability: May-2019

## General Notes (Continued)

is mitigated in the system as tested and documented.

## Platform Notes

BIOS Settings:

Intel HyperThreading Technology set to Enabled

CPU performance set to Enterprise

Power Performance Tuning set to OS Controls

SNC set to Enabled

IMC Interleaving set to 1-way Interleave

Patrol Scrub set to Disabled

Sysinfo program /home/cpu2017/bin/sysinfo

Rev: r5797 of 2017-06-14 96c45e4568ad54c135fd618bcc091c0f  
running on linux-bo6o Thu Aug 22 15:14:21 2019

SUT (System Under Test) info as seen by some common utilities.

For more information on this section, see

<https://www.spec.org/cpu2017/Docs/config.html#sysinfo>

From /proc/cpuinfo

```
model name : Intel(R) Xeon(R) Silver 4214 CPU @ 2.20GHz
  2 "physical id"s (chips)
  48 "processors"
cores, siblings (Caution: counting these is hw and system dependent. The following
excerpts from /proc/cpuinfo might not be reliable. Use with caution.)
  cpu cores : 12
  siblings   : 24
  physical 0: cores 0 1 2 3 4 5 8 9 10 11 12 13
  physical 1: cores 0 1 2 3 4 5 8 9 10 11 12 13
```

From lscpu:

```
Architecture:           x86_64
CPU op-mode(s):        32-bit, 64-bit
Byte Order:            Little Endian
CPU(s):                48
On-line CPU(s) list:  0-47
Thread(s) per core:   2
Core(s) per socket:   12
Socket(s):             2
NUMA node(s):          4
Vendor ID:             GenuineIntel
CPU family:            6
Model:                 85
Model name:            Intel(R) Xeon(R) Silver 4214 CPU @ 2.20GHz
Stepping:               6
CPU MHz:               2200.000
```

(Continued on next page)



# SPEC CPU®2017 Integer Rate Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS B200 M5 (Intel Xeon Silver 4214,  
2.20GHz)

SPECrate®2017\_int\_base = 135

SPECrate®2017\_int\_peak = Not Run

CPU2017 License: 9019

Test Date: Aug-2019

Test Sponsor: Cisco Systems

Hardware Availability: Apr-2019

Tested by: Cisco Systems

Software Availability: May-2019

## Platform Notes (Continued)

CPU max MHz: 3200.0000  
CPU min MHz: 1000.0000  
BogoMIPS: 4400.00  
Virtualization: VT-x  
L1d cache: 32K  
L1i cache: 32K  
L2 cache: 1024K  
L3 cache: 16896K  
NUMA node0 CPU(s): 0-2,6-8,24-26,30-32  
NUMA node1 CPU(s): 3-5,9-11,27-29,33-35  
NUMA node2 CPU(s): 12-14,18-20,36-38,42-44  
NUMA node3 CPU(s): 15-17,21-23,39-41,45-47  
Flags: fpu vme de pse tsc msr pae mce cx8 apic sep mtrr pge mca cmov pat pse36 clflush dts acpi mmx fxsr sse sse2 ss ht tm pbe syscall nx pdpe1gb rdtscp lm constant\_tsc art arch\_perfmon pebs bts rep\_good nopl xtopology nonstop\_tsc cpuid aperfmpf perf tsc\_known\_freq pni pclmulqdq dtes64 monitor ds\_cpl vmx smx est tm2 ssse3 sdbg fma cx16 xtpr pdcm pcid dca sse4\_1 sse4\_2 x2apic movbe popcnt tsc\_deadline\_timer aes xsave avx f16c rdrand lahf\_lm abm 3dnowprefetch cpuid\_fault epb cat\_13 cdp\_13 invpcid\_single intel\_ppin mba tpr\_shadow vnmi flexpriority ept vpid fsgsbase tsc\_adjust bmi1 hle avx2 smep bmi2 erms invpcid rtm cqm mpx rdt\_a avx512f avx512dq rdseed adx smap clflushopt clwb intel\_pt avx512cd avx512bw avx512vl xsaveopt xsavec xgetbv1 xsaves cqm\_llc cqm\_occup\_llc cqm\_mbm\_total cqm\_mbm\_local ibpb ibrs stibp dtherm ida arat pln pts hwp hwp\_act\_window hwp\_epp hwp\_pkg\_req pku ospke avx512\_vnni arch\_capabilities ssbd

/proc/cpuinfo cache data  
cache size : 16896 KB

From numactl --hardware    WARNING: a numactl 'node' might or might not correspond to a physical chip.

```
available: 4 nodes (0-3)
node 0 cpus: 0 1 2 6 7 8 24 25 26 30 31 32
node 0 size: 191933 MB
node 0 free: 191643 MB
node 1 cpus: 3 4 5 9 10 11 27 28 29 33 34 35
node 1 size: 193523 MB
node 1 free: 193265 MB
node 2 cpus: 12 13 14 18 19 20 36 37 38 42 43 44
node 2 size: 193523 MB
node 2 free: 193284 MB
node 3 cpus: 15 16 17 21 22 23 39 40 41 45 46 47
node 3 size: 193491 MB
node 3 free: 193266 MB
node distances:
node    0    1    2    3
  0: 10   11   21   21
  1: 11   10   21   21
```

(Continued on next page)



# SPEC CPU®2017 Integer Rate Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS B200 M5 (Intel Xeon Silver 4214,  
2.20GHz)

SPECrate®2017\_int\_base = 135

SPECrate®2017\_int\_peak = Not Run

CPU2017 License: 9019

Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: Aug-2019

Hardware Availability: Apr-2019

Software Availability: May-2019

## Platform Notes (Continued)

```
2: 21 21 10 11  
3: 21 21 11 10
```

```
From /proc/meminfo  
MemTotal: 791010732 kB  
HugePages_Total: 0  
Hugepagesize: 2048 kB
```

```
From /etc/*release* /etc/*version*  
os-release:  
  NAME="SLES"  
  VERSION="15"  
  VERSION_ID="15"  
  PRETTY_NAME="SUSE Linux Enterprise Server 15"  
  ID="sles"  
  ID_LIKE="suse"  
  ANSI_COLOR="0;32"  
  CPE_NAME="cpe:/o:suse:sles:15"
```

```
uname -a:  
Linux linux-bo6o 4.12.14-23-default #1 SMP Tue May 29 21:04:44 UTC 2018 (cd0437b)  
x86_64 x86_64 x86_64 GNU/Linux
```

```
run-level 3 Aug 22 14:53
```

```
SPEC is set to: /home/cpu2017  
Filesystem      Type  Size  Used Avail Use% Mounted on  
/dev/sdb1        btrfs  224G   15G  208G   7%  /home
```

Additional information from dmidecode follows. WARNING: Use caution when you interpret this section. The 'dmidecode' program reads system data which is "intended to allow hardware to be accurately determined", but the intent may not be met, as there are frequent changes to hardware, firmware, and the "DMTF SMBIOS" standard.

```
BIOS Cisco Systems, Inc. B200M5.4.0.4b.0.0407191258 04/07/2019
```

```
Memory:  
 24x 0xCE00 M393A4K40CB2-CVF 32 GB 2 rank 2933, configured at 2400
```

(End of data from sysinfo program)

## Compiler Version Notes

```
=====  
C | 500.perlbench_r(base) 502.gcc_r(base) 505.mcf_r(base)  
   | 525.x264_r(base) 557.xz_r(base)  
-----
```

```
Intel(R) C Intel(R) 64 Compiler for applications running on Intel(R) 64,
```

(Continued on next page)



# SPEC CPU®2017 Integer Rate Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS B200 M5 (Intel Xeon Silver 4214,  
2.20GHz)

SPECrate®2017\_int\_base = 135

SPECrate®2017\_int\_peak = Not Run

CPU2017 License: 9019

Test Date: Aug-2019

Test Sponsor: Cisco Systems

Hardware Availability: Apr-2019

Tested by: Cisco Systems

Software Availability: May-2019

## Compiler Version Notes (Continued)

Version 19.0.4.227 Build 20190416

Copyright (C) 1985-2019 Intel Corporation. All rights reserved.

=====

C++ | 520.omnetpp\_r(base) 523.xalancbmk\_r(base) 531.deepsjeng\_r(base)  
| 541.leela\_r(base)

=====

Intel(R) C++ Intel(R) 64 Compiler for applications running on Intel(R) 64,  
Version 19.0.4.227 Build 20190416

Copyright (C) 1985-2019 Intel Corporation. All rights reserved.

=====

Fortran | 548.exchange2\_r(base)

=====

Intel(R) Fortran Intel(R) 64 Compiler for applications running on Intel(R)  
64, Version 19.0.4.227 Build 20190416

Copyright (C) 1985-2019 Intel Corporation. All rights reserved.

## Base Compiler Invocation

C benchmarks:

icc -m64 -std=c11

C++ benchmarks:

icpc -m64

Fortran benchmarks:

ifort -m64

## Base Portability Flags

500.perlbench\_r: -DSPEC\_LP64 -DSPEC\_LINUX\_X64  
502.gcc\_r: -DSPEC\_LP64  
505.mcf\_r: -DSPEC\_LP64  
520.omnetpp\_r: -DSPEC\_LP64  
523.xalancbmk\_r: -DSPEC\_LP64 -DSPEC\_LINUX  
525.x264\_r: -DSPEC\_LP64  
531.deepsjeng\_r: -DSPEC\_LP64  
541.leela\_r: -DSPEC\_LP64  
548.exchange2\_r: -DSPEC\_LP64

(Continued on next page)



# SPEC CPU®2017 Integer Rate Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS B200 M5 (Intel Xeon Silver 4214,  
2.20GHz)

SPECrate®2017\_int\_base = 135

SPECrate®2017\_int\_peak = Not Run

CPU2017 License: 9019

Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: Aug-2019

Hardware Availability: Apr-2019

Software Availability: May-2019

## Base Portability Flags (Continued)

557.xz\_r: -DSPEC\_LP64

## Base Optimization Flags

C benchmarks:

```
-Wl,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div  
-qopt-mem-layout-trans=4  
-L/usr/local/IntelCompiler19/compilers_and_libraries_2019.4.227/linux/compiler/lib/intel64  
-lqkmalloc
```

C++ benchmarks:

```
-Wl,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div  
-qopt-mem-layout-trans=4  
-L/usr/local/IntelCompiler19/compilers_and_libraries_2019.4.227/linux/compiler/lib/intel64  
-lqkmalloc
```

Fortran benchmarks:

```
-Wl,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div  
-qopt-mem-layout-trans=4 -nostandard-realloc-lhs -align array32byte  
-L/usr/local/IntelCompiler19/compilers_and_libraries_2019.4.227/linux/compiler/lib/intel64  
-lqkmalloc
```

The flags files that were used to format this result can be browsed at

<http://www.spec.org/cpu2017/flags/Intel-ic19.0ul-official-linux64.2019-07-09.html>  
<http://www.spec.org/cpu2017/flags/Cisco-Platform-Settings-V1.2-revH.2019-07-31.html>

You can also download the XML flags sources by saving the following links:

<http://www.spec.org/cpu2017/flags/Intel-ic19.0ul-official-linux64.2019-07-09.xml>  
<http://www.spec.org/cpu2017/flags/Cisco-Platform-Settings-V1.2-revH.2019-07-31.xml>

SPEC CPU and SPECrate are registered trademarks of the Standard Performance Evaluation Corporation. All other brand and product names appearing in this result are trademarks or registered trademarks of their respective holders.

For questions about this result, please contact the tester. For other inquiries, please contact [info@spec.org](mailto:info@spec.org).

Tested with SPEC CPU®2017 v1.0.2 on 2019-08-22 18:14:21-0400.

Report generated on 2020-12-15 19:12:22 by CPU2017 PDF formatter v6255.

Originally published on 2019-09-19.