Cisco Systems
Cisco UCS B200 M5 (Intel Xeon Gold 6240, 2.60GHz)

| SPECspeed®2017_fp_base = 130 |
| SPECspeed®2017_fp_peak = 130 |

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Tested by: Cisco Systems

<table>
<thead>
<tr>
<th>Threads</th>
<th>SPECspeed®2017_fp_base (130)</th>
<th>SPECspeed®2017_fp_peak (130)</th>
</tr>
</thead>
<tbody>
<tr>
<td>603.bwaves_s 36</td>
<td>607.cactuBSSN_s 36</td>
<td>619.ibm_s 36</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>30</td>
<td>30</td>
<td>30</td>
</tr>
<tr>
<td>60</td>
<td>60</td>
<td>60</td>
</tr>
<tr>
<td>90</td>
<td>90</td>
<td>90</td>
</tr>
<tr>
<td>120</td>
<td>120</td>
<td>120</td>
</tr>
<tr>
<td>150</td>
<td>150</td>
<td>150</td>
</tr>
<tr>
<td>180</td>
<td>180</td>
<td>180</td>
</tr>
<tr>
<td>210</td>
<td>210</td>
<td>210</td>
</tr>
<tr>
<td>240</td>
<td>240</td>
<td>240</td>
</tr>
<tr>
<td>270</td>
<td>270</td>
<td>270</td>
</tr>
<tr>
<td>300</td>
<td>300</td>
<td>300</td>
</tr>
<tr>
<td>360</td>
<td>360</td>
<td>360</td>
</tr>
<tr>
<td>390</td>
<td>390</td>
<td>390</td>
</tr>
<tr>
<td>420</td>
<td>420</td>
<td>420</td>
</tr>
<tr>
<td>450</td>
<td>450</td>
<td>450</td>
</tr>
<tr>
<td>480</td>
<td>480</td>
<td>480</td>
</tr>
<tr>
<td>510</td>
<td>510</td>
<td>510</td>
</tr>
<tr>
<td>540</td>
<td>540</td>
<td>540</td>
</tr>
</tbody>
</table>

Software
OS: SUSE Linux Enterprise Server 15 (x86_64)
Compiler: C/C++: Version 19.0.4.227 of Intel C/C++ Compiler for Linux;
          Fortran: Version 19.0.4.227 of Intel Fortran Compiler for Linux
Parallel: Yes
Firmware: Version 4.0.4b released Apr-2019
File System: btrfs
System State: Run level 3 (multi-user)
Base Pointers: 64-bit
Peak Pointers: 64-bit
Other: None
Power Management: --

Hardware
CPU Name: Intel Xeon Gold 6240
Max MHz: 3900
Nominal: 2600
Enabled: 36 cores, 2 chips
Orderable: 1.2 Chips
Cache L1: 32 KB I + 32 KB D on chip per core
        L2: 1 MB I+D on chip per core
        L3: 24.75 MB I+D on chip per chip
Other: None
Memory: 768 GB (24 x 32 GB 2Rx4 PC4-2933V-R)
Storage: 1 x 1.9 TB SSD SAS
Other: None
Cisco Systems
Cisco UCS B200 M5 (Intel Xeon Gold 6240, 2.60GHz)  

<table>
<thead>
<tr>
<th>Benchmark</th>
<th>Threads</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Threads</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Seconds</th>
<th>Ratio</th>
</tr>
</thead>
<tbody>
<tr>
<td>603.bwaves_s</td>
<td>36</td>
<td>111</td>
<td>530</td>
<td>111</td>
<td>532</td>
<td>111</td>
<td>532</td>
<td>36</td>
<td>111</td>
<td>529</td>
<td>111</td>
<td>532</td>
<td>111</td>
<td>530</td>
<td></td>
<td></td>
</tr>
<tr>
<td>607.cactuBSSN_s</td>
<td>36</td>
<td>110</td>
<td>152</td>
<td>110</td>
<td>152</td>
<td>110</td>
<td>151</td>
<td>36</td>
<td>110</td>
<td>152</td>
<td>110</td>
<td>152</td>
<td>110</td>
<td>152</td>
<td></td>
<td></td>
</tr>
<tr>
<td>619.lbm_s</td>
<td>36</td>
<td>52.9</td>
<td>98.9</td>
<td>53.3</td>
<td>98.2</td>
<td>54.9</td>
<td>95.5</td>
<td>36</td>
<td>53.3</td>
<td>98.3</td>
<td>56.3</td>
<td>93.0</td>
<td>53.1</td>
<td>98.6</td>
<td></td>
<td></td>
</tr>
<tr>
<td>621.wrf_s</td>
<td>36</td>
<td>108</td>
<td>123</td>
<td>108</td>
<td>122</td>
<td>107</td>
<td>123</td>
<td>36</td>
<td>102</td>
<td>129</td>
<td>102</td>
<td>130</td>
<td>102</td>
<td>130</td>
<td></td>
<td></td>
</tr>
<tr>
<td>627.cam4_s</td>
<td>36</td>
<td>98.0</td>
<td>90.4</td>
<td>98.0</td>
<td>90.5</td>
<td>97.7</td>
<td>90.7</td>
<td>36</td>
<td>97.9</td>
<td>90.5</td>
<td>97.8</td>
<td>90.6</td>
<td>97.8</td>
<td>90.6</td>
<td></td>
<td></td>
</tr>
<tr>
<td>628.pop2_s</td>
<td>36</td>
<td>184</td>
<td>64.6</td>
<td>181</td>
<td>65.7</td>
<td>186</td>
<td>63.8</td>
<td>36</td>
<td>185</td>
<td>64.2</td>
<td>183</td>
<td>65.0</td>
<td>186</td>
<td>63.8</td>
<td></td>
<td></td>
</tr>
<tr>
<td>638.imagick_s</td>
<td>36</td>
<td>138</td>
<td>105</td>
<td>131</td>
<td>110</td>
<td>134</td>
<td>108</td>
<td>36</td>
<td>139</td>
<td>104</td>
<td>137</td>
<td>105</td>
<td>132</td>
<td>109</td>
<td></td>
<td></td>
</tr>
<tr>
<td>644.nab_s</td>
<td>36</td>
<td>77.7</td>
<td>225</td>
<td>77.5</td>
<td>225</td>
<td>77.5</td>
<td>225</td>
<td>36</td>
<td>77.5</td>
<td>226</td>
<td>77.5</td>
<td>225</td>
<td>77.5</td>
<td>225</td>
<td></td>
<td></td>
</tr>
<tr>
<td>649.fotonik3d_s</td>
<td>36</td>
<td>111</td>
<td>82.2</td>
<td>110</td>
<td>82.9</td>
<td>110</td>
<td>83.1</td>
<td>36</td>
<td>111</td>
<td>82.4</td>
<td>110</td>
<td>82.7</td>
<td>111</td>
<td>82.5</td>
<td></td>
<td></td>
</tr>
<tr>
<td>654.roms_s</td>
<td>36</td>
<td>133</td>
<td>118</td>
<td>131</td>
<td>120</td>
<td>131</td>
<td>120</td>
<td>36</td>
<td>131</td>
<td>120</td>
<td>130</td>
<td>121</td>
<td>132</td>
<td>120</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**SPECspeed®2017_fp_base = 130**  
**SPECspeed®2017_fp_peak = 130**

Results appear in the order in which they were run. Bold underlined text indicates a median measurement.

**Operating System Notes**

Stack size set to unlimited using "ulimit -s unlimited"

**General Notes**

Environment variables set by runcpu before the start of the run:
KMP_AFFINITY = "granularity=fine,compact"
LD_LIBRARY_PATH = "/home/cpu2017/lib/intel64"
OMP_STACKSIZE = "192M"

Binaries compiled on a system with 1x Intel Core i9-7900X CPU + 32GB RAM memory using Redhat Enterprise Linux 7.5
Transparent Huge Pages enabled by default
Prior to runcpu invocation
Filesystem page cache synced and cleared with:
sync; echo 3> /proc/sys/vm/drop_caches

NA: The test sponsor attests, as of date of publication, that CVE-2017-5754 (Meltdown) is mitigated in the system as tested and documented.
Yes: The test sponsor attests, as of date of publication, that CVE-2017-5753 (Spectre variant 1) is mitigated in the system as tested and documented.
Yes: The test sponsor attests, as of date of publication, that CVE-2017-5715 (Spectre variant 2) is mitigated in the system as tested and documented.

**Platform Notes**

BIOS Settings:
Intel HyperThreading Technology set to Disabled
CPU performance set to Enterprise

(Continued on next page)
Cisco Systems

Platform Notes (Continued)

Power Performance Tuning set to OS Controls
SNC set to Disabled
Patrol Scrub set to Disabled
Sysinfo program /home/cpu2017/bin/sysinfo
Rev: r5974 of 2018-05-19 9bcde8f2999c33d61f64985e45859ea9
running on linux-egnk Thu Jun 27 01:58:47 2019

SUT (System Under Test) info as seen by some common utilities.
For more information on this section, see
https://www.spec.org/cpu2017/Docs/config.html#sysinfo

From /proc/cpuinfo
model name : Intel(R) Xeon(R) Gold 6240 CPU @ 2.60GHz
  2 "physical id"s (chips)
  36 "processors"
  cores, siblings (Caution: counting these is hw and system dependent. The following excerpts from /proc/cpuinfo might not be reliable. Use with caution.)
  cpu cores : 18
  siblings : 18
  physical 0: cores 0 1 2 3 4 8 9 10 11 16 17 18 19 20 24 25 26 27
  physical 1: cores 0 1 2 3 4 8 9 10 11 16 17 18 19 20 24 25 26 27

From lscpu:
Architecture: x86_64
CPU op-mode(s): 32-bit, 64-bit
Byte Order: Little Endian
CPU(s): 36
On-line CPU(s) list: 0-35
Thread(s) per core: 1
Core(s) per socket: 18
Socket(s): 2
NUMA node(s): 2
Vendor ID: GenuineIntel
CPU family: 6
Model: 85
Model name: Intel(R) Xeon(R) Gold 6240 CPU @ 2.60GHz
Stepping: 6
CPU MHz: 2600.000
CPU max MHz: 3900.0000
CPU min MHz: 1000.0000
BogoMIPS: 5200.00
Virtualization: VT-x
L1d cache: 32K
L1i cache: 32K
L2 cache: 1024K
L3 cache: 25344K
NUMA node0 CPU(s): 0-17

SPEC CPU®2017 Floating Point Speed Result

Cisco UCS B200 M5 (Intel Xeon Gold 6240, 2.60GHz)

Cisco Systems

SPECspeed®2017_fp_base = 130
SPECspeed®2017_fp_peak = 130

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Tested by: Cisco Systems

Test Date: Jun-2019
Hardware Availability: Apr-2019
Software Availability: May-2019

Platform Notes (Continued)
SPEC CPU®2017 Floating Point Speed Result

Cisco Systems
Cisco UCS B200 M5 (Intel Xeon Gold 6240, 2.60GHz)

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Tested by: Cisco Systems

SPECspeed®2017_fp_base = 130
SPECspeed®2017_fp_peak = 130

Test Date: Jun-2019
Hardware Availability: Apr-2019
Software Availability: May-2019

Platform Notes (Continued)

NUMA node1 CPU(s): 18-35
Flags: fpu vme de pse tsc msr pae mce cx8 apic sep mtrr pge mca cmov
pat pse36 clflush dts acpi mmx fxsr sse sse2 ss ht tm pbe syscall nx pdpe1gb rdtscp
lm constant_tsc arch_perfmon pebs bts rep_good nopl xtopology nonstop_tsc cpuid
aperfperf tsc_known_freq pni pclmulqdq dtes64 monitor ds_cpl vmx smx est tm2 ssse3
sdkg fma cx16 xtrr pdcm pcd dca sse4_1 sse4_2 x2apic movbe popcnt

From numactl --hardware WARNING: a numactl 'node' might or might not correspond to a
physical chip.
available: 2 nodes (0-1)
node 0 cpus: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17
node 0 size: 385620 MB
node 0 free: 384618 MB
node 1 cpus: 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35
node 1 size: 387019 MB
node 1 free: 379741 MB
node distances:
node 0 1
0: 10 21
1: 21 10

From /proc/meminfo
MemTotal: 791183076 kB
HugePages_Total: 0
Hugepagesize: 4096 kB

From /etc/*release* /etc/*version*
NAME="SLES"
VERSION="15"
VERSION_ID="15"
PRETTY_NAME="SUSE Linux Enterprise Server 15"
ID="sles"
ID_LIKE="suse"
ANSI_COLOR="0;32"
CPE_NAME="cpe:/o:suse:sles:15"

(Continued on next page)
Cisco Systems
Cisco UCS B200 M5 (Intel Xeon Gold 6240, 2.60GHz)

SPECspeed®2017_fp_base = 130
SPECspeed®2017_fp_peak = 130

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Tested by: Cisco Systems

Test Date: Jun-2019
Hardware Availability: Apr-2019
Software Availability: May-2019

Platform Notes (Continued)

uname -a:
    Linux linux-eqnk 4.12.14-23-default #1 SMP Tue May 29 21:04:44 UTC 2018 (cd0437b)
x86_64 x86_64 x86_64 GNU/Linux

Kernel self-reported vulnerability status:
CVE-2017-5754 (Meltdown): Not affected
CVE-2017-5753 (Spectre variant 1): Mitigation: __user pointer sanitization
CVE-2017-5715 (Spectre variant 2): Mitigation: Indirect Branch Restricted Speculation, IBPB, IBRS_FW

run-level 3 Jun 26 21:20

SPEC is set to: /home/cpu2017
Filesystem Type Size Used Avail Use% Mounted on
/dev/sdb2 btrfs 221G 64G 157G 29% /home

Additional information from dmidecode follows. WARNING: Use caution when you interpret this section. The 'dmidecode' program reads system data which is "intended to allow hardware to be accurately determined", but the intent may not be met, as there are frequent changes to hardware, firmware, and the "DMTF SMBIOS" standard.
BIOS Cisco Systems, Inc. B200M5.4.0.4b.0.0407191258 04/07/2019
Memory:
    24x 0xCE00 M393A4K40CB2-CVF 32 GB 2 rank 2933, configured at 2934

(End of data from sysinfo program)

Compiler Version Notes

==============================================================================
C               | 619.lbm_s(base, peak) 638.imagick_s(base, peak)
                | 644.nab_s(base, peak)
------------------------------------------------------------------------------
Intel(R) C Intel(R) 64 Compiler for applications running on Intel(R) 64,
Version 19.0.4.227 Build 20190416
Copyright (C) 1985-2019 Intel Corporation. All rights reserved.
------------------------------------------------------------------------------

==============================================================================
C++, C, Fortran | 607.cactuBSSN_s(base, peak)
------------------------------------------------------------------------------
Intel(R) C++ Intel(R) 64 Compiler for applications running on Intel(R) 64,
Version 19.0.4.227 Build 20190416
Copyright (C) 1985-2019 Intel Corporation. All rights reserved.
Intel(R) C Intel(R) 64 Compiler for applications running on Intel(R) 64,
Version 19.0.4.227 Build 20190416

(Continued on next page)
Cisco Systems
Cisco UCS B200 M5 (Intel Xeon Gold 6240, 2.60GHz)

<table>
<thead>
<tr>
<th>CPU2017 License: 9019</th>
<th>Test Date: Jun-2019</th>
</tr>
</thead>
<tbody>
<tr>
<td>Test Sponsor: Cisco Systems</td>
<td>Hardware Availability: Apr-2019</td>
</tr>
<tr>
<td>Tested by: Cisco Systems</td>
<td>Software Availability: May-2019</td>
</tr>
</tbody>
</table>

**SPEC CPU 2017 Floating Point Speed Result**

**SPECspeed®2017_fp_base = 130**

**SPECspeed®2017_fp_peak = 130**

---

**Compiler Version Notes (Continued)**

Copyright (C) 1985-2019 Intel Corporation. All rights reserved.
Intel (R) Fortran Intel (R) 64 Compiler for applications running on Intel (R) 64, Version 19.0.4.227 Build 20190416
Copyright (C) 1985-2019 Intel Corporation. All rights reserved.

==============================================================================
Fortran | 603.bwaves_s(base, peak) 649.fotonik3d_s(base, peak) 654.roms_s(base, peak)
==============================================================================

Intel (R) Fortran Intel (R) 64 Compiler for applications running on Intel (R) 64, Version 19.0.4.227 Build 20190416
Copyright (C) 1985-2019 Intel Corporation. All rights reserved.

==============================================================================
Fortran, C | 621.wrf_s(base, peak) 627.cam4_s(base, peak) 628.pop2_s(base, peak)
==============================================================================

Intel (R) Fortran Intel (R) 64 Compiler for applications running on Intel (R) 64, Version 19.0.4.227 Build 20190416
Copyright (C) 1985-2019 Intel Corporation. All rights reserved.

**Base Compiler Invocation**

C benchmarks:
```
icc -m64 -std=c11
```

Fortran benchmarks:
```
ifort -m64
```

Benchmarks using both Fortran and C:
```
ifort -m64 icc -m64 -std=c11
```

Benchmarks using Fortran, C, and C++:
```
icpc -m64 icc -m64 -std=c11 ifort -m64
```
Cisco Systems
Cisco UCS B200 M5 (Intel Xeon Gold 6240, 2.60GHz)

SPECspeed®2017_fp_base = 130
SPECspeed®2017_fp_peak = 130

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Tested by: Cisco Systems
Test Date: Jun-2019
Hardware Availability: Apr-2019
Software Availability: May-2019

Base Portability Flags

603.bwaves_s: -DSPEC_LP64
607.cactuBSSN_s: -DSPEC_LP64
619.hm_s: -DSPEC_LP64
621.wrf_s: -DSPEC_LP64 -DSPEC_CASE_FLAG -convert big_endian
627.cam4_s: -DSPEC_LP64 -DSPEC_CASE_FLAG
628.pop2_s: -DSPEC_LP64 -DSPEC_CASE_FLAG -convert big_endian
  -assume byterecl
638.imagick_s: -DSPEC_LP64
644.nab_s: -DSPEC_LP64
649.fotonik3d_s: -DSPEC_LP64
654.roms_s: -DSPEC_LP64

Base Optimization Flags

C benchmarks:
-xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-prefetch
-ffinite-math-only -qopt-mem-layout-trans=4 -qopenmp -DSPEC_OPENMP

Fortran benchmarks:
-DSPEC_OPENMP -xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-prefetch
-ffinite-math-only -qopt-mem-layout-trans=4 -qopenmp
-nostandard-realloc-lhs

Benchmarks using both Fortran and C:
-xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-prefetch
-ffinite-math-only -qopt-mem-layout-trans=4 -qopenmp -DSPEC_OPENMP
-nostandard-realloc-lhs

Benchmarks using Fortran, C, and C++:
-xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-prefetch
-ffinite-math-only -qopt-mem-layout-trans=4 -qopenmp -DSPEC_OPENMP
-nostandard-realloc-lhs

Peak Compiler Invocation

C benchmarks:
icc -m64 -std=c11

Fortran benchmarks:
ifort -m64

(Continued on next page)
Cisco Systems
Cisco UCS B200 M5 (Intel Xeon Gold 6240, 2.60GHz)

SPEC CPU®2017 Floating Point Speed Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

Peak Compiler Invocation (Continued)

Benchmarks using both Fortran and C:
ifort -m64 icc -m64 -std=c11

Benchmarks using Fortran, C, and C++:
icpc -m64 icc -m64 -std=c11 ifort -m64

Peak Portability Flags
Same as Base Portability Flags

Peak Optimization Flags

C benchmarks:
-xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-prefetch
-ffinite-math-only -qopt-mem-layout-trans=4 -qopenmp -DSPEC_OPENMP

Fortran benchmarks:
603.bwaves_s: -prof-gen(pass 1) -prof-use(pass 2) -DSPEC_SUPPRESS_OPENMP
-DSPEC_OPENMP -02 -xCORE-AVX512 -qopt-prefetch -ipo -O3
-ffinite-math-only -no-prec-div -qopt-mem-layout-trans=4
-qopenmp -nostandard-realloc-lhs

649.fotonik3d_s: Same as 603.bwaves_s

654.roms_s: -DSPEC_OPENMP -xCORE-AVX512 -ipo -O3 -no-prec-div
-qopt-prefetch -ffinite-math-only -qopt-mem-layout-trans=4
-qopenmp -nostandard-realloc-lhs

Benchmarks using both Fortran and C:
621.wrf_s: -prof-gen(pass 1) -prof-use(pass 2) -O2 -xCORE-AVX512
-qopt-prefetch -ipo -O3 -ffinite-math-only -no-prec-div
-qopt-mem-layout-trans=4 -DSPEC_SUPPRESS_OPENMP -qopenmp
-DSPEC_OPENMP -nostandard-realloc-lhs

627.cam4_s: -xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-prefetch
-ffinite-math-only -qopt-mem-layout-trans=4 -qopenmp
-DSPEC_OPENMP -nostandard-realloc-lhs

628.pop2_s: Same as 621.wrf_s

(Continued on next page)
Cisco Systems
Cisco UCS B200 M5 (Intel Xeon Gold 6240, 2.60GHz)

<table>
<thead>
<tr>
<th>SPECspeed®2017_fp_base</th>
<th>130</th>
</tr>
</thead>
<tbody>
<tr>
<td>SPECspeed®2017_fp_peak</td>
<td>130</td>
</tr>
</tbody>
</table>

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Tested by: Cisco Systems

Test Date: Jun-2019
Hardware Availability: Apr-2019
Software Availability: May-2019

Peak Optimization Flags (Continued)

Benchmarks using Fortran, C, and C++:
-xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-prefetch
-ffinite-math-only -qopt-mem-layout-trans=4 -qopenmp -DSPEC_OPENMP
-nostandard-realloc-lhs

The flags files that were used to format this result can be browsed at

You can also download the XML flags sources by saving the following links: