# SPEC® CPU2017 Floating Point Speed Result

## Hewlett Packard Enterprise

(Tab Sponsor: HPE)

Synergy 480 Gen10

(2.10 GHz, Intel Xeon Gold 6252)

---

**SPECspeed2017_fp_base = 142**

**SPECspeed2017_fp_peak = Not Run**

---

<table>
<thead>
<tr>
<th>Benchmark</th>
<th>SPECspeed2017_fp_base</th>
<th>SPECspeed2017_fp_peak</th>
</tr>
</thead>
<tbody>
<tr>
<td>603.bwaves_s</td>
<td></td>
<td></td>
</tr>
<tr>
<td>607.cactuBSSN_s</td>
<td></td>
<td></td>
</tr>
<tr>
<td>619.lbm_s</td>
<td></td>
<td></td>
</tr>
<tr>
<td>621.wrf_s</td>
<td></td>
<td></td>
</tr>
<tr>
<td>627.cam4_s</td>
<td></td>
<td></td>
</tr>
<tr>
<td>628.pop2_s</td>
<td></td>
<td></td>
</tr>
<tr>
<td>638.imagick_s</td>
<td></td>
<td></td>
</tr>
<tr>
<td>644.nab_s</td>
<td></td>
<td></td>
</tr>
<tr>
<td>649.fotonik3d_s</td>
<td></td>
<td></td>
</tr>
<tr>
<td>654.roms_s</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

---

### Hardware

- **CPU Name:** Intel Xeon Gold 6252
- **Max MHz.:** 3700
- **Nominal:** 2100
- **Enabled:** 48 cores, 2 chips
- **Orderable:** 1, 2 chip(s)
- **Cache L1:** 32 KB I + 32 KB D on chip per core
- **L2:** 1 MB I+D on chip per core
- **L3:** 35.75 MB I+D on chip per chip
- **Base Pointers:** 64-bit
- **Peak Pointers:** Not Applicable
- **Memory:** 384 GB (24 x 16 GB 2Rx8 PC4-2933Y-R)
- **Storage:** 1 x 400 GB SAS SSD, RAID 0

### Software

- **OS:** SUSE Linux Enterprise Server 15 (x86_64)
- **Kernel:** 4.12.14-23-default
- **Compiler:** C/C++: Version 19.0.2.187 of Intel C/C++
- **Fortran:** Version 19.0.2.187 of Intel Fortran
- **Parallel:** Yes
- **Firmware:** HPE BIOS Version I42 02/02/2019 released Apr-2019
- **File System:** btrfs
- **System State:** Run level 3 (multi-user)
- **Base Pointers:** 64-bit
- **Peak Pointers:** Not Applicable
- **Other:** None
SPEC CPU2017 Floating Point Speed Result

Hewlett Packard Enterprise
(Test Sponsor: HPE)
Synergy 480 Gen10
(2.10 GHz, Intel Xeon Gold 6252)

SPECspeed2017_fp_base = 142
SPECspeed2017_fp_peak = Not Run

Results Table

<table>
<thead>
<tr>
<th>Benchmark</th>
<th>Threads</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Threads</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Seconds</th>
<th>Ratio</th>
</tr>
</thead>
<tbody>
<tr>
<td>603.bwaves_s</td>
<td>48</td>
<td>110</td>
<td>534</td>
<td>110</td>
<td>538</td>
<td>110</td>
<td>537</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>607.cactuBSSN_s</td>
<td>48</td>
<td>104</td>
<td>160</td>
<td>104</td>
<td>160</td>
<td>104</td>
<td>160</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>619.lbm_s</td>
<td>48</td>
<td>52.0</td>
<td>101</td>
<td>49.4</td>
<td>106</td>
<td>49.7</td>
<td>105</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>621.wrf_s</td>
<td>48</td>
<td>112</td>
<td>118</td>
<td>113</td>
<td>117</td>
<td>113</td>
<td>117</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>627.cam4_s</td>
<td>48</td>
<td>78.6</td>
<td>113</td>
<td>78.5</td>
<td>113</td>
<td>78.8</td>
<td>113</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>628.pop2_s</td>
<td>48</td>
<td>199</td>
<td>59.5</td>
<td>202</td>
<td>58.7</td>
<td>208</td>
<td>57.2</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>638.imagick_s</td>
<td>48</td>
<td>106</td>
<td>136</td>
<td>106</td>
<td>137</td>
<td>105</td>
<td>137</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>644.nab_s</td>
<td>48</td>
<td>71.2</td>
<td>246</td>
<td>71.2</td>
<td>245</td>
<td>71.2</td>
<td>245</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>649.fotonik3d_s</td>
<td>48</td>
<td>107</td>
<td>85.2</td>
<td>107</td>
<td>85.3</td>
<td>107</td>
<td>84.8</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>654.roms_s</td>
<td>48</td>
<td>96.9</td>
<td>163</td>
<td>96.3</td>
<td>164</td>
<td>95.7</td>
<td>164</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

SPECspeed2017_fp_base = 142
SPECspeed2017_fp_peak = Not Run

Results appear in the order in which they were run. Bold underlined text indicates a median measurement.

Operating System Notes

Stack size set to unlimited using "ulimit -s unlimited"
Transparent Huge Pages enabled by default
Prior to runcpu invocation
Filesystem page cache synced and cleared with:
    sync; echo 3 > /proc/sys/vm/drop_caches

General Notes

Environment variables set by runcpu before the start of the run:
    KMP_AFFINITY = "granularity=core,compact"
    LD_LIBRARY_PATH = "/home/cpu2017_u2/lib/ia32:/home/cpu2017_u2/lib/intel64"
    OMP_STACKSIZE = "192M"

Binaries compiled on a system with 1x Intel Core i9-7900X CPU + 32GB RAM
memory using Redhat Enterprise Linux 7.5

NA: The test sponsor attests, as of date of publication, that CVE-2017-5754 (Meltdown)
is mitigated in the system as tested and documented.
Yes: The test sponsor attests, as of date of publication, that CVE-2017-5753 (Spectre variant 1)
is mitigated in the system as tested and documented.
Yes: The test sponsor attests, as of date of publication, that CVE-2017-5715 (Spectre variant 2)
is mitigated in the system as tested and documented.

Platform Notes

BIOS Configuration:
    Hyper-Threadinig set to Disabled
    Thermal Configuration set to Maximum Cooling

(Continued on next page)
Platform Notes (Continued)

Memory Patrol Scrubbing set to Disabled
LLC Prefetch set to Enabled
LLC Dead Line Allocation set to Disabled
Enhanced Processor Performance set to Enabled
Workload Profile set to General Peak Frequency Compute
   Energy/Performance Bias set to Balanced Power
Workload Profile set to Custom
   Numa Group Size Optimization set to Flat
   Intel UPI Link Power Management set to Enabled
Sysinfo program /home/cpu2017_u2/bin/sysinfo
Rev: r5974 of 2018-05-19 9bcde8f2999c33d61f64985e45859ea9
running on sy480g10-2 Thu Apr 11 15:26:40 2019

SUT (System Under Test) info as seen by some common utilities.
For more information on this section, see
   https://www.spec.org/cpu2017/Docs/config.html#sysinfo

From /proc/cpuinfo
   model name: Intel(R) Xeon(R) Gold 6252 CPU @ 2.10GHz
   2 "physical id”s (chips)
   48 "processors"
   cores, siblings (Caution: counting these is hw and system dependent. The following
   excerpts from /proc/cpuinfo might not be reliable. Use with caution.)
   cpu cores: 24
   siblings: 24
   physical 0: cores 0 1 2 3 4 5 6 8 9 10 11 12 13 16 17 18 19 20 21 25 26 27 28 29
   physical 1: cores 0 1 2 3 4 5 6 8 9 10 11 12 13 16 17 18 19 20 21 25 26 27 28 29

From lscpu:
   Architecture: x86_64
   CPU op-mode(s): 32-bit, 64-bit
   Byte Order: Little Endian
   CPU(s): 48
   On-line CPU(s) list: 0-47
   Thread(s) per core: 1
   Core(s) per socket: 24
   Socket(s): 2
   NUMA node(s): 2
   Vendor ID: GenuineIntel
   CPU family: 6
   Model: 85
   Model name: Intel(R) Xeon(R) Gold 6252 CPU @ 2.10GHz
   Stepping: 7
   CPU MHz: 2100.000
   BogoMIPS: 4200.00
   Virtualization: VT-x
   L1d cache: 32K

(Continued on next page)
**Platform Notes (Continued)**

L1i cache: 32K
L2 cache: 1024K
L3 cache: 36608K
NUMA node0 CPU(s): 0-23
NUMA node1 CPU(s): 24-47
Flags: fpu vme de pse tsc msr pae mca cmov pat pse36 clflush dts acpi mmx fxsr sse sse2 ss ht tm pbe syscall nx pdpe1gb rdtscp lm constant_tsc art arch_perfmon pebs bts rep_good nopl xtopology nonstop_tsc cpuid aperfmperf tsc_known_freq pni pclmulqdq dtes64 monitor ds_cpl vmx smx est tm2 ssse3 sdbg fma cx16 xtpr pdcm pcid dca sse4_1 sse4_2 x2apic movbe popcnt tsc_deadline_timer aes xsave avx f16c rdrand lahf_lm abm 3dnowprefetch cpuid_fault epb cat_l3 cdp_l3 invpcid_single intel_puin mba tpr_shadow vnmi flexpriority ept vpid fsgsbase tsc_adjust bml1 hle avx2 smep bmi2 erms invpcid rtm cqm mpx rdts_a avx512f avx512dq rdseed adx smap clflushopt clwb intel_pt avx512cd avx512bw avx512vl xsaveopt xsavec xgetbv1 xsavec cqm_llc cqm_occup_llc cqm_mbm_total cqm_mbm_local ibpb ibrs stibp dhm dtherm ida arat pla plts pkpu ospke avx512_vnni arch_capabilities ssbd

/proc/cpuinfo cache data
  cache size : 36608 KB

From numactl --hardware WARNING: a numactl 'node' might or might not correspond to a physical chip.
  available: 2 nodes (0-1)
  node 0 cpus: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23
  node 0 size: 193045 MB
  node 0 free: 192432 MB
  node 1 cpus: 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47
  node 1 size: 193304 MB
  node 1 free: 193116 MB
  node distances:
    node 0 1
    0: 10 21
    1: 21 10

From /proc/meminfo
  MemTotal: 395622528 KB
  HugePages_Total: 0
  Hugepagesize: 2048 KB

From /etc/*release* /etc/*version*
  os-release:
    NAME="SLES"
    VERSION="15"
    VERSION_ID="15"
    PRETTY_NAME="SUSE Linux Enterprise Server 15"
    ID="sles"
    ID_LIKE="suse"

(Continued on next page)
Hewlett Packard Enterprise
Synergy 480 Gen10
(2.10 GHz, Intel Xeon Gold 6252)

SPECspeed2017_fp_base = 142
SPECspeed2017_fp_peak = Not Run

CPU2017 License: 3
Test Sponsor: HPE
Tested by: HPE

Test Date: Apr-2019
Hardware Availability: Apr-2019
Software Availability: Feb-2019

Platform Notes (Continued)

ANSI_COLOR="0;32"
CPE_NAME="cpe:/o:suse:sles:15"

uname -a:
   Linux sy480g10-2 4.12.14-23-default #1 SMP Tue May 29 21:04:44 UTC 2018 (cd0437b)
   x86_64 x86_64 x86_64 GNU/Linux

Kernel self-reported vulnerability status:

CVE-2017-5754 (Meltdown): Not affected
CVE-2017-5753 (Spectre variant 1): Mitigation: __user pointer sanitization
CVE-2017-5715 (Spectre variant 2): Mitigation: Indirect Branch Restricted Speculation, IBPB, IBRS_FW

run-level 3 Apr 11 15:24

SPEC is set to: /home/cpu2017_u2
   Filesystem     Type       Size  Used Avail Use% Mounted on
   /dev/sdb2      btrfs      371G  88G  282G  24% /home

Additional information from dmidecode follows. WARNING: Use caution when you interpret this section. The 'dmidecode' program reads system data which is "intended to allow hardware to be accurately determined", but the intent may not be met, as there are frequent changes to hardware, firmware, and the "DMTF SMBIOS" standard.
   BIOS HPE 142 02/02/2019
   Memory:
      24x UNKNOWN NOT AVAILABLE 16 GB 2 rank 2933

(End of data from sysinfo program)

Compiler Version Notes

==============================================================================
CC  619.lbm_s(base) 638.imagick_s(base) 644.nab_s(base)
------------------------------------------------------------------------------
Intel(R) C Intel(R) 64 Compiler for applications running on Intel(R) 64,
   Version 19.0.2.187 Build 20190117
Copyright (C) 1985-2019 Intel Corporation. All rights reserved.
==============================================================================

FC  607.cactuBSSN_s(base)
------------------------------------------------------------------------------
Intel(R) C++ Intel(R) 64 Compiler for applications running on Intel(R) 64,
   Version 19.0.2.187 Build 20190117
Copyright (C) 1985-2019 Intel Corporation. All rights reserved.
(Continued on next page)
Hewlett Packard Enterprise
(Test Sponsor: HPE)
Synergy 480 Gen10
(2.10 GHz, Intel Xeon Gold 6252)

<table>
<thead>
<tr>
<th>CPU2017 License: 3</th>
<th>Test Date: Apr-2019</th>
</tr>
</thead>
<tbody>
<tr>
<td>Test Sponsor: HPE</td>
<td>Hardware Availability: Apr-2019</td>
</tr>
<tr>
<td>Tested by: HPE</td>
<td>Software Availability: Feb-2019</td>
</tr>
</tbody>
</table>

SPECspeed2017_fp_base = 142
SPECspeed2017_fp_peak = Not Run

Compiler Version Notes (Continued)

Intel(R) C Intel(R) 64 Compiler for applications running on Intel(R) 64,
Version 19.0.2.187 Build 20190117
Copyright (C) 1985-2019 Intel Corporation. All rights reserved.
Intel(R) Fortran Intel(R) 64 Compiler for applications running on Intel(R)
64, Version 19.0.2.187 Build 20190117
Copyright (C) 1985-2019 Intel Corporation. All rights reserved.

FC  603.bwaves_s(base) 649.fotonik3d_s(base) 654.roms_s(base)

Intel(R) Fortran Intel(R) 64 Compiler for applications running on Intel(R)
64, Version 19.0.2.187 Build 20190117
Copyright (C) 1985-2019 Intel Corporation. All rights reserved.

CC  621.wrf_s(base) 627.cam4_s(base) 628.pop2_s(base)

Intel(R) Fortran Intel(R) 64 Compiler for applications running on Intel(R)
64, Version 19.0.2.187 Build 20190117
Copyright (C) 1985-2019 Intel Corporation. All rights reserved.

Base Compiler Invocation

C benchmarks:
icc -m64 -std=c11

Fortran benchmarks:
ifort -m64

Benchmarks using both Fortran and C:
ifort -m64 icc -m64 -std=c11

Benchmarks using Fortran, C, and C++:
icpc -m64 icc -m64 -std=c11 ifort -m64
## SPEC CPU2017 Floating Point Speed Result

**Hewlett Packard Enterprise**  
*Test Sponsor: HPE*  
**Synergy 480 Gen10**  
*(2.10 GHz, Intel Xeon Gold 6252)*  

<table>
<thead>
<tr>
<th>SPECspeed2017_fp_base =</th>
<th>142</th>
</tr>
</thead>
<tbody>
<tr>
<td>SPECspeed2017_fp_peak =</td>
<td>Not Run</td>
</tr>
</tbody>
</table>

**CPU2017 License:** 3  
**Test Date:** Apr-2019  
**Test Sponsor:** HPE  
**Tested by:** HPE  
**Hardware Availability:** Apr-2019  
**Software Availability:** Feb-2019

### Base Portability Flags

- 603.bwaves_s: -DSPEC_LP64  
- 607.cactuBSSN_s: -DSPEC_LP64  
- 619.lbm_s: -DSPEC_LP64  
- 621.wrf_s: -DSPEC_LP64 -DSPEC_CASE_FLAG -convert big_endian  
- 627.cam4_s: -DSPEC_LP64 -DSPEC_CASE_FLAG  
- 628.pop2_s: -DSPEC_LP64 -DSPEC_CASE_FLAG -convert big_endian -assume byterecl  
- 638.imagick_s: -DSPEC_LP64  
- 644.nab_s: -DSPEC_LP64  
- 649.fotonik3d_s: -DSPEC_LP64  
- 654.roms_s: -DSPEC_LP64

### Base Optimization Flags

**C benchmarks:**  
-xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-prefetch  
-ffinite-math-only -qopt-mem-layout-trans=4 -qopenmp -DSPEC_OPENMP  
-qopt-prefetch-issue-excl-hint -ansi-alias -complex-limited-range

**Fortran benchmarks:**  
-DSPEC_OPENMP -xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-prefetch  
-ffinite-math-only -qopt-mem-layout-trans=4 -qopenmp  
-qopt-prefetch-issue-excl-hint -ansi-alias -complex-limited-range  
-nostandard-realloc-lhs

**Benchmarks using both Fortran and C:**  
-xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-prefetch  
-ffinite-math-only -qopt-mem-layout-trans=4 -qopenmp -DSPEC_OPENMP  
-qopt-prefetch-issue-excl-hint -ansi-alias -complex-limited-range  
-nostandard-realloc-lhs

**Benchmarks using Fortran, C, and C++:**  
-xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-prefetch  
-ffinite-math-only -qopt-mem-layout-trans=4 -qopenmp -DSPEC_OPENMP  
-qopt-prefetch-issue-excl-hint -ansi-alias -complex-limited-range  
-nostandard-realloc-lhs

The flags files that were used to format this result can be browsed at  
http://www.spec.org/cpu2017/flags/HPE-Platform-Flags-Intel-V1.2-CLX-revA.html  
http://www.spec.org/cpu2017/flags/HPE-ic19.0u1-flags-linux64.2019-04-03.00.html
### SPEC CPU2017 Floating Point Speed Result

**Hewlett Packard Enterprise**  
(Test Sponsor: HPE)  
**Synergy 480 Gen10**  
(2.10 GHz, Intel Xeon Gold 6252)  

<table>
<thead>
<tr>
<th>SPECspeed2017_fp_base</th>
<th>142</th>
</tr>
</thead>
<tbody>
<tr>
<td>SPECspeed2017_fp_peak</td>
<td>Not Run</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>CPU2017 License</th>
<th>3</th>
</tr>
</thead>
<tbody>
<tr>
<td>Test Sponsor</td>
<td>HPE</td>
</tr>
<tr>
<td>Tested by</td>
<td>HPE</td>
</tr>
<tr>
<td>Test Date</td>
<td>Apr-2019</td>
</tr>
<tr>
<td>Hardware Availability</td>
<td>Apr-2019</td>
</tr>
<tr>
<td>Software Availability</td>
<td>Feb-2019</td>
</tr>
</tbody>
</table>

You can also download the XML flags sources by saving the following links:

- [HPE-Platform-Flags-Intel-V1.2-CLX-revA.xml](http://www.spec.org/cpu2017/flags/HPE-Platform-Flags-Intel-V1.2-CLX-revA.xml)
- [HPE-ic19.0u1-flags-linux64.2019-04-03.00.xml](http://www.spec.org/cpu2017/flags/HPE-ic19.0u1-flags-linux64.2019-04-03.00.xml)

For questions about this result, please contact the tester. For other inquiries, please contact info@spec.org.

SPEC is a registered trademark of the Standard Performance Evaluation Corporation. All other brand and product names appearing in this result are trademarks or registered trademarks of their respective holders.

Tested with SPEC CPU2017 v1.0.5 on 2019-04-11 16:26:39-0400.  