Cisco Systems
Cisco UCS C220 M5 (Intel Xeon Platinum 8160 2.10 GHz)

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Tested by: Cisco Systems

Hardware
CPU Name: Intel Xeon Platinum 8160
Max MHz.: 3700
Nominal: 2100
Enabled: 48 cores, 2 chips
Orderable: 1,2 Chips
Cache L1: 32 KB I + 32 KB D on chip per core
L2: 1 MB I+D on chip per core
L3: 33 MB I+D on chip per chip
Other: None
Memory: 768 GB (24 x 32 GB 2Rx4 PC4-2666V-R)
Storage: 1 x 240 GB M.2 SATA SSD
Other: None

Software
OS: SUSE Linux Enterprise Server 12 SP3 (x86_64)
Compiler: C/C++: Version 19.0.1.144 of Intel C/C++
Compiler for Linux: Fortran: Version 19.0.1.144 of Intel Fortran
Compiler for Linux: Yes
Firmware: Version 4.0.1 released Oct-2018
File System: xfs
System State: Run level 3 (multi-user)
Base Pointers: 64-bit
Peak Pointers: 32/64-bit
Other: jemalloc memory allocator V5.0.1

SPECspeed2017_int_base = 9.13
SPECspeed2017_int_peak = 9.41
SPEC CPU2017 Integer Speed Result

Cisco Systems
Cisco UCS C220 M5 (Intel Xeon Platinum 8160 2.10 GHz)

SPECspeed2017_int_base = 9.13
SPECspeed2017_int_peak = 9.41

Results Table

<table>
<thead>
<tr>
<th>Benchmark</th>
<th>Threads</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Seconds</th>
<th>Ratio</th>
</tr>
</thead>
<tbody>
<tr>
<td>600.perlbench_s</td>
<td>48</td>
<td>282</td>
<td>6.30</td>
<td>281</td>
<td>6.31</td>
<td>282</td>
<td>6.29</td>
<td>48</td>
<td>236</td>
<td>7.52</td>
<td>235</td>
<td>7.56</td>
<td>236</td>
</tr>
<tr>
<td>605.mcf_s</td>
<td>48</td>
<td>425</td>
<td>11.1</td>
<td>432</td>
<td>10.9</td>
<td>426</td>
<td>11.1</td>
<td>48</td>
<td>424</td>
<td>11.1</td>
<td>428</td>
<td>11.0</td>
<td>424</td>
</tr>
<tr>
<td>620.omnetpp_s</td>
<td>48</td>
<td>233</td>
<td>7.00</td>
<td>236</td>
<td>6.91</td>
<td>240</td>
<td>6.79</td>
<td>48</td>
<td>236</td>
<td>7.03</td>
<td>232</td>
<td>7.03</td>
<td>229</td>
</tr>
<tr>
<td>623.xalanchmk_s</td>
<td>48</td>
<td>149</td>
<td>9.49</td>
<td>150</td>
<td>9.44</td>
<td>150</td>
<td>9.44</td>
<td>48</td>
<td>140</td>
<td>10.1</td>
<td>138</td>
<td>10.3</td>
<td>138</td>
</tr>
<tr>
<td>625.x264_s</td>
<td>48</td>
<td>134</td>
<td>13.2</td>
<td>134</td>
<td>13.2</td>
<td>134</td>
<td>13.1</td>
<td>48</td>
<td>134</td>
<td>13.2</td>
<td>134</td>
<td>13.2</td>
<td>134</td>
</tr>
<tr>
<td>631.deepsjeng_s</td>
<td>48</td>
<td>277</td>
<td>5.17</td>
<td>277</td>
<td>5.17</td>
<td>277</td>
<td>5.17</td>
<td>48</td>
<td>280</td>
<td>5.11</td>
<td>280</td>
<td>5.11</td>
<td>281</td>
</tr>
<tr>
<td>641.leela_s</td>
<td>48</td>
<td>377</td>
<td>4.53</td>
<td>377</td>
<td>4.52</td>
<td>377</td>
<td>4.53</td>
<td>48</td>
<td>380</td>
<td>4.49</td>
<td>378</td>
<td>4.52</td>
<td>378</td>
</tr>
<tr>
<td>648.exchange2_s</td>
<td>48</td>
<td>219</td>
<td>13.4</td>
<td>218</td>
<td>13.5</td>
<td>219</td>
<td>13.4</td>
<td>48</td>
<td>219</td>
<td>13.4</td>
<td>219</td>
<td>13.4</td>
<td>219</td>
</tr>
<tr>
<td>657.xz_s</td>
<td>48</td>
<td>276</td>
<td>22.4</td>
<td>274</td>
<td>22.5</td>
<td>274</td>
<td>22.6</td>
<td>48</td>
<td>274</td>
<td>22.6</td>
<td>274</td>
<td>22.6</td>
<td>272</td>
</tr>
</tbody>
</table>

SPECspeed2017_int_base = 9.13
SPECspeed2017_int_peak = 9.41

Results appear in the order in which they were run. Bold underlined text indicates a median measurement.

Operating System Notes

Stack size set to unlimited using "ulimit -s unlimited"

General Notes

Environment variables set by runcpu before the start of the run:
KMP_AFFINITY = "granularity=fine,scatter"
LD_LIBRARY_PATH = "/home/cpu2017/lib/ia32:/home/cpu2017/lib/intel64:/home/cpu2017/je5.0.1-32:/home/cpu2017/je5.0.1-64"
OMP_STACKSIZE = "192M"

Binaries compiled on a system with 1x Intel Core i7-4790 CPU + 32GB RAM memory using Redhat Enterprise Linux 7.4
Transparent Huge Pages enabled by default
Prior to runcpu invocation
Filesystem page cache synced and cleared with:
sync; echo 3> /proc/sys/vm/drop_caches
Yes: The test sponsor attests, as of date of publication, that CVE-2017-5754 (Meltdown) is mitigated in the system as tested and documented.
Yes: The test sponsor attests, as of date of publication, that CVE-2017-5753 (Spectre variant 1) is mitigated in the system as tested and documented.
Yes: The test sponsor attests, as of date of publication, that CVE-2017-5715 (Spectre variant 2) is mitigated in the system as tested and documented.
Cisco Systems
Cisco UCS C220 M5 (Intel Xeon Platinum 8160 2.10 GHz)

<table>
<thead>
<tr>
<th>SPECspeed2017_int_base</th>
<th>SPECspeed2017_int_peak</th>
</tr>
</thead>
<tbody>
<tr>
<td>9.13</td>
<td>9.41</td>
</tr>
</tbody>
</table>

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Test Date: Jan-2019
Hardware Availability: Aug-2017
Tested by: Cisco Systems
Software Availability: Nov-2018

Platform Notes

BIOS Settings:
Intel HyperThreading Technology set to Disabled
CPU performance set to Enterprise
Power Performance Tuning set to OS Controls
SNC set to Disabled
Patrol Scrub set to Disabled
Sysinfo program /home/cpu2017/bin/sysinfo
Rev: r5974 of 2018-05-19 9bcde8f2999c33d61f64985e45859ea9
running on linux-vaxe Tue Jan 15 22:45:50 2019

SUT (System Under Test) info as seen by some common utilities.
For more information on this section, see
https://www.spec.org/cpu2017/Docs/config.html#sysinfo

From /proc/cpuinfo

```
model name : Intel(R) Xeon(R) Platinum 8160 CPU @ 2.10GHz
  2 "physical id"s (chips)
  48 "processors"
cores, siblings (Caution: counting these is hw and system dependent. The following
excerpts from /proc/cpuinfo might not be reliable. Use with caution.)
cpu cores : 24
  siblings : 24
physical 0: cores 0 1 2 3 4 5 8 9 10 11 12 13 16 17 18 19 20 21 24 25 26 27 28 29
physical 1: cores 0 1 2 3 4 5 8 9 10 11 12 13 16 17 18 19 20 21 24 25 26 27 28 29
```

From lscpu:

```
Architecture: x86_64
CPU op-mode(s): 32-bit, 64-bit
Byte Order: Little Endian
CPU(s): 48
On-line CPU(s) list: 0-47
Thread(s) per core: 1
Core(s) per socket: 24
Socket(s): 2
NUMA node(s): 2
Vendor ID: GenuineIntel
CPU family: 6
Model: 85
Model name: Intel(R) Xeon(R) Platinum 8160 CPU @ 2.10GHz
Stepping: 4
CPU MHz: 1721.940
CPU max MHz: 3700.0000
CPU min MHz: 1000.0000
BogoMIPS: 4190.16
Virtualization: VT-x
L1d cache: 32K
L1i cache: 32K
```

(Continued on next page)
Cisco Systems
Cisco UCS C220 M5 (Intel Xeon Platinum 8160 2.10 GHz)

CPU2017 License: 9019  Test Date: Jan-2019
Test Sponsor: Cisco Systems  Hardware Availability: Aug-2017
Tested by: Cisco Systems  Software Availability: Nov-2018

SPEC CPU2017 Integer Speed Result
Copyright 2017-2019 Standard Performance Evaluation Corporation

SPECspeed2017_int_base = 9.13
SPECspeed2017_int_peak = 9.41

Platform Notes (Continued)

| L2 cache: | 1024K |
| L3 cache: | 33792K |
| NUMA node0 CPU(s): | 0-23 |
| NUMA node1 CPU(s): | 24-47 |

Flags: fpu vme de pse tsc msr pae mce cx8 apic sep mtrr pge mca cmov pat pse36 clflush dts acpi mmx fxsr sse sse2 ss ht tm pbe syscall nx pdpe1gb rdtpsc lm constant_tsc art arch_perfmon pebs bts rep_good nops xtopology nonstop_tsc aperfmperf eagerfpu pni pclmulqdq dtes64 monitor ds_cpl vmx smx est tm2 ssse3 sdbg fma cx16 xtpr pdcm pcid dca sse4_1 sse4_2 x2apic movbe popcnt tsc_deadline_timer aes xsave avx f16c rdrand lahf_lm abm 3dnowprefetch ida arat epb invvpcl_single pln pts dtherm hwp hwp_act_window hwp_epp hwp_pkg_req intel_pt rsb_ctxtsw spec_ctrl stibp retpoline kaiser tpr_shadow vmmi flexpriority ept vpid fsgsbase tsc_adjust bmi1 hle avx2 smep bmi2 erms invpcid rtm cqm mpx avx512f avx512dq rdseed adx smap clflushopt clwb avx512cd avx512bw avx512vl xsxveopt xsavec xgetbv1 cqm_llc cqm_occup_llc pku ospke

From /proc/cpuinfo cache data
  cache size : 33792 KB

From numactl --hardware  WARNING: a numactl 'node' might or might not correspond to a physical chip.
  available: 2 nodes (0-1)
  node 0 cpus: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23
  node 0 size: 385630 MB
  node 0 free: 385069 MB
  node 1 cpus: 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47
  node 1 size: 387059 MB
  node 1 free: 386642 MB

From /proc/meminfo
  MemTotal: 791235424 kB
  HugePages_Total: 0
  Hugepagesize: 2048 KB

From /etc/*release* /etc/*version*
  SUSE-release:
    SUSE Linux Enterprise Server 12 (x86_64)
    VERSION = 12
    PATCHLEVEL = 3
    # This file is deprecated and will be removed in a future service pack or release.
    # Please check /etc/os-release for details about this release.
  os-release:
    NAME="SLES"

(Continued on next page)
Cisco Systems
Cisco UCS C220 M5 (Intel Xeon Platinum 8160 2.10 GHz)

SPEC CPU2017 Integer Speed Result

Copyright 2017-2019 Standard Performance Evaluation Corporation

Cisco Systems

SPECspeed2017_int_base = 9.13
SPECspeed2017_int_peak = 9.41

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Tested by: Cisco Systems
Test Date: Jan-2019
Hardware Availability: Aug-2017
Software Availability: Nov-2018

Platform Notes (Continued)

VERSION="12-SP3"
VERSION_ID="12.3"
PRETTY_NAME="SUSE Linux Enterprise Server 12 SP3"
ID="sles"
ANSI_COLOR="0;32"
CPE_NAME="cpe:/o:suse:sles:12:sp3"

uname -a:
Linux linux-vaxe 4.4.120-94.17-default #1 SMP Wed Mar 14 17:23:00 UTC 2018 (cf3a7bb)
x86_64 x86_64 x86_64 GNU/Linux

Kernel self-reported vulnerability status:
CVE-2017-5754 (Meltdown): Mitigation: PTI
CVE-2017-5753 (Spectre variant 1): Mitigation: __user pointer sanitization
CVE-2017-5715 (Spectre variant 2): Mitigation: IBRS+IBPB

run-level 3 Jan 15 22:43

SPEC is set to: /home/cpu2017

Filesystem Type Size Used Avail Use% Mounted on
/dev/sdc1 xfs 224G 31G 193G 14% /

Additional information from dmidecode follows. WARNING: Use caution when you interpret
this section. The 'dmidecode' program reads system data which is "intended to allow
hardware to be accurately determined", but the intent may not be met, as there are
frequent changes to hardware, firmware, and the "DMTF SMBIOS" standard.

BIOS Cisco Systems, Inc. C220M5.4.0.1.139.1003182107 10/03/2018
Memory:
11x 0xCE00 M393A4K40BB2-CTD 32 GB 2 rank 2666
13x 0xCE00 M393A4K40CB2-CTD 32 GB 2 rank 2666

(End of data from sysinfo program)

Compiler Version Notes

==============================================================================
CC  600.perlbench_s(base) 602.gcc_s(base) 605.mcf_s(base) 625.x264_s(base, peak) 657.xz_s(base)
==============================================================================

icc (ICC) 19.0.1.144 20181018
Copyright (C) 1985-2018 Intel Corporation. All rights reserved.

==============================================================================
CC  600.perlbench_s(peak) 602.gcc_s(peak) 605.mcf_s(peak) 657.xz_s(peak)
(Continued on next page)
Cisco Systems  
Cisco UCS C220 M5 (Intel Xeon Platinum 8160 2.10 GHz)  

<table>
<thead>
<tr>
<th>SPECspeed2017_int_base</th>
<th>9.13</th>
</tr>
</thead>
<tbody>
<tr>
<td>SPECspeed2017_int_peak</td>
<td>9.41</td>
</tr>
</tbody>
</table>

CPU2017 License: 9019  
Test Sponsor: Cisco Systems  
Test Date: Jan-2019  
Tested by: Cisco Systems  
Hardware Availability: Aug-2017  
Software Availability: Nov-2018

Compiler Version Notes (Continued)

icc (ICC) 19.0.1.144 20181018  
Copyright (C) 1985-2018 Intel Corporation. All rights reserved.

==============================================================================
CXXC 620.omnetpp_s(base) 623.xalancbmk_s(base) 631.deepsjeng_s(base) 641.leela_s(base)

icpc (ICC) 19.0.1.144 20181018  
Copyright (C) 1985-2018 Intel Corporation. All rights reserved.

==============================================================================
CXXC 620.omnetpp_s(peak) 623.xalancbmk_s(peak) 631.deepsjeng_s(peak) 641.leela_s(peak)

icpc (ICC) 19.0.1.144 20181018  
Copyright (C) 1985-2018 Intel Corporation. All rights reserved.

==============================================================================
FC 648.exchange2_s(base, peak)

ifort (IFORT) 19.0.1.144 20181018  
Copyright (C) 1985-2018 Intel Corporation. All rights reserved.

Base Compiler Invocation

C benchmarks:  
icc -m64 -std=c11

C++ benchmarks:  
icpc -m64

Fortran benchmarks:  
ifort -m64

Base Portability Flags

600.perlbench_s: -DSPEC_LP64 -DSPEC_LINUX_X64
602.gcc_s: -DSPEC_LP64

(Continued on next page)
Cisco Systems
Cisco UCS C220 M5 (Intel Xeon Platinum 8160 2.10 GHz)

<table>
<thead>
<tr>
<th>SPECspeed2017_int_base</th>
<th>9.13</th>
</tr>
</thead>
<tbody>
<tr>
<td>SPECspeed2017_int_peak</td>
<td>9.41</td>
</tr>
</tbody>
</table>

CPU2017 License: 9019  
Test Sponsor: Cisco Systems  
Tested by: Cisco Systems  
Test Date: Jan-2019  
Hardware Availability: Aug-2017  
Software Availability: Nov-2018

---

**Base Portability Flags (Continued)**

- 605.mcf_s: -DSPEC_LP64
- 620.omnetpp_s: -DSPEC_LP64
- 623.xalancbmk_s: -DSPEC_LP64 -DSPEC_LINUX
- 625.x264_s: -DSPEC_LP64
- 631.deepsjeng_s: -DSPEC_LP64
- 641.leela_s: -DSPEC_LP64
- 648.exchange2_s: -DSPEC_LP64
- 657.xz_s: -DSPEC_LP64

---

**Base Optimization Flags**

C benchmarks:
- -Wl,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div
- -qopt-mem-layout-trans=3 -qopenmp -DSPEC_OPENMP
- -L/home/cpu2017/je5.0.1-64/ -ljemalloc

C++ benchmarks:
- -Wl,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div
- -qopt-mem-layout-trans=3 -L/home/cpu2017/je5.0.1-64/ -ljemalloc

Fortran benchmarks:
- -Wl,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div
- -qopt-mem-layout-trans=3 -nostandard-realloc-lhs -align array32byte
- -L/home/cpu2017/je5.0.1-64/ -ljemalloc

---

**Peak Compiler Invocation**

C benchmarks:
- icc -m64 -std=c11

C++ benchmarks (except as noted below):
- icpc -m64

- 623.xalancbmk_s: icpc -m32 -L/opt/intel/lib/ia32

Fortran benchmarks:
- ifort -m64
Cisco Systems
Cisco UCS C220 M5 (Intel Xeon Platinum 8160 2.10 GHz)

SPECspeed2017_int_base = 9.13
SPECspeed2017_int_peak = 9.41

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Test Date: Jan-2019
Hardware Availability: Aug-2017
Tested by: Cisco Systems
Software Availability: Nov-2018

Peak Portability Flags

600.perlbench_s: -DSPEC_LP64 -DSPEC_LINUX_X64
602.gcc_s: -DSPEC_LP64
605.mcf_s: -DSPEC_LP64
620.omnetpp_s: -DSPEC_LP64
623.xalancbmk_s: -D_FILE_OFFSET_BITS=64 -DSPEC_LINUX
625.x264_s: -DSPEC_LP64
631.deepsjeng_s: -DSPEC_LP64
641.leela_s: -DSPEC_LP64
648.exchange2_s: -DSPEC_LP64
657.xz_s: -DSPEC_LP64

Peak Optimization Flags

C benchmarks:

600.perlbench_s: -Wl,-z, muldefs -prof-gen(pass 1) -prof-use(pass 2) -O2
-xCORE-AVX512 -qopt-mem-layout-trans=3 -ipo -O3
-no-prec-div -DSPEC_SUPPRESS_OPENMP -qopenmp
-DSPEC_OPENMP -fno-strict-overflow
-L/home/cpu2017/je5.0.1-64/ -ljemalloc

602.gcc_s: -Wl,-z, muldefs -prof-gen(pass 1) -prof-use(pass 2) -O2
-xCORE-AVX512 -qopt-mem-layout-trans=3 -ipo -O3
-no-prec-div -DSPEC_SUPPRESS_OPENMP -qopenmp
-DSPEC_OPENMP -L/home/cpu2017/je5.0.1-64/ -ljemalloc

605.mcf_s: -Wl,-z, muldefs -prof-gen(pass 1) -prof-use(pass 2) -ipo
-xCORE-AVX512 -O3 -no-prec-div -qopt-mem-layout-trans=3
-DSPEC_SUPPRESS_OPENMP -qopenmp -DSPEC_OPENMP
-L/home/cpu2017/je5.0.1-64/ -ljemalloc

625.x264_s: -Wl,-z, muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div
-qopt-mem-layout-trans=3 -qopenmp -DSPEC_OPENMP
-L/home/cpu2017/je5.0.1-64/ -ljemalloc

657.xz_s: Same as 602.gcc_s

C++ benchmarks:

620.omnetpp_s: -Wl,-z, muldefs -prof-gen(pass 1) -prof-use(pass 2) -ipo
-xCORE-AVX512 -O3 -no-prec-div -qopt-mem-layout-trans=3
-DSPEC_SUPPRESS_OPENMP -qopenmp -DSPEC_OPENMP
-L/home/cpu2017/je5.0.1-64/ -ljemalloc

(Continued on next page)
### Peak Optimization Flags (Continued)

623.xalancbmk_s: -Wl, -z, muldefs -prof-gen(pass 1) -prof-use(pass 2) -ipo
-xCORE-AVX512 -O3 -no-prec-div -qopt-mem-layout-trans=3
-DSPEC_SUPPRESS_OPENMP -qopenmp -DSPEC_OPENMP
-L/home/cpu2017/je5.0.1-32/ -ljemalloc

631.deepsjeng_s: Same as 620.omnetpp_s

641.leela_s: Same as 620.omnetpp_s

**Fortran benchmarks:**

- Wl, -z, muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div
- qopt-mem-layout-trans=3 -nostandard-realloc-lhs -align array32byte
- L/home/cpu2017/je5.0.1-64/ -ljemalloc

---

The flags files that were used to format this result can be browsed at


You can also download the XML flags sources by saving the following links:


---

SPEC is a registered trademark of the Standard Performance Evaluation Corporation. All other brand and product names appearing in this result are trademarks or registered trademarks of their respective holders.

For questions about this result, please contact the tester. For other inquiries, please contact info@spec.org.

Tested with SPEC CPU2017 v1.0.5 on 2019-01-16 01:45:49-0500.


Originally published on 2019-02-19.