



# SPEC® CPU2017 Integer Rate Result

Copyright 2017-2019 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS C240 M5 (Intel Xeon Gold 6148  
2.40 GHz)

**SPECrate2017\_int\_base = 210**

**SPECrate2017\_int\_peak = 219**

CPU2017 License: 9019


Test Sponsor: Cisco Systems

Tested by: Cisco Systems

**Test Date:** Jan-2019

**Hardware Availability:** Aug-2017

**Software Availability:** Nov-2018



### Hardware

CPU Name: Intel Xeon Gold 6148  
Max MHz.: 3700  
Nominal: 2400  
Enabled: 40 cores, 2 chips, 2 threads/core  
Orderable: 1,2 Chips  
Cache L1: 32 KB I + 32 KB D on chip per core  
L2: 1 MB I+D on chip per core  
L3: 27.5 MB I+D on chip per chip  
Other: None  
Memory: 768 GB (24 x 32 GB 2Rx4 PC4-2666V-R)  
Storage: 1 x 240 GB M.2 SATA SSD  
Other: None

### Software

OS: SUSE Linux Enterprise Server 12 SP2 (x86\_64)  
4.4.120-92.70-default  
Compiler: C/C++: Version 19.0.1.144 of Intel C/C++  
Compiler for Linux;  
Fortran: Version 19.0.1.144 of Intel Fortran  
Compiler for Linux  
Parallel: No  
Firmware: Version 4.0.1 released Oct-2018  
File System: xfs  
System State: Run level 3 (multi-user)  
Base Pointers: 64-bit  
Peak Pointers: 32/64-bit  
Other: jemalloc memory allocator V5.0.1



# SPEC CPU2017 Integer Rate Result

Copyright 2017-2019 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS C240 M5 (Intel Xeon Gold 6148  
2.40 GHz)

**SPECrate2017\_int\_base = 210**

**SPECrate2017\_int\_peak = 219**

CPU2017 License: 9019

Test Date: Jan-2019

Test Sponsor: Cisco Systems

Hardware Availability: Aug-2017

Tested by: Cisco Systems

Software Availability: Nov-2018

## Results Table

| Benchmark       | Base   |            |            |            |            |         |       | Peak   |            |            |            |            |            |            |
|-----------------|--------|------------|------------|------------|------------|---------|-------|--------|------------|------------|------------|------------|------------|------------|
|                 | Copies | Seconds    | Ratio      | Seconds    | Ratio      | Seconds | Ratio | Copies | Seconds    | Ratio      | Seconds    | Ratio      | Seconds    | Ratio      |
| 500.perlbench_r | 80     | 773        | 165        | <b>775</b> | <b>164</b> | 778     | 164   | 80     | 646        | 197        | <b>646</b> | <b>197</b> | 649        | 196        |
| 502.gcc_r       | 80     | <b>656</b> | <b>173</b> | 657        | 172        | 656     | 173   | 80     | 538        | 210        | 539        | 210        | <b>538</b> | <b>210</b> |
| 505.mcf_r       | 80     | 514        | 251        | <b>523</b> | <b>247</b> | 534     | 242   | 80     | 533        | 243        | 538        | 240        | <b>538</b> | <b>240</b> |
| 520.omnetpp_r   | 80     | 818        | 128        | <b>818</b> | <b>128</b> | 818     | 128   | 80     | 822        | 128        | <b>872</b> | <b>120</b> | 872        | 120        |
| 523.xalancbmk_r | 80     | <b>446</b> | <b>189</b> | 447        | 189        | 446     | 189   | 80     | <b>361</b> | <b>234</b> | 361        | 234        | 361        | 234        |
| 525.x264_r      | 80     | <b>314</b> | <b>445</b> | 314        | 446        | 315     | 445   | 80     | <b>301</b> | <b>466</b> | 300        | 466        | 301        | 465        |
| 531.deepsjeng_r | 80     | 481        | 190        | <b>482</b> | <b>190</b> | 482     | 190   | 80     | 495        | 185        | 498        | 184        | <b>495</b> | <b>185</b> |
| 541.leela_r     | 80     | 714        | 186        | <b>720</b> | <b>184</b> | 723     | 183   | 80     | <b>719</b> | <b>184</b> | 719        | 184        | 729        | 182        |
| 548.exchange2_r | 80     | <b>518</b> | <b>405</b> | 518        | 405        | 516     | 407   | 80     | 517        | 405        | <b>517</b> | <b>405</b> | 517        | 406        |
| 557.xz_r        | 80     | <b>568</b> | <b>152</b> | 568        | 152        | 569     | 152   | 80     | 618        | 140        | 620        | 139        | <b>620</b> | <b>139</b> |

**SPECrate2017\_int\_base = 210**

**SPECrate2017\_int\_peak = 219**

Results appear in the order in which they were run. Bold underlined text indicates a median measurement.

## Submit Notes

The numactl mechanism was used to bind copies to processors. The config file option 'submit' was used to generate numactl commands to bind each copy to a specific processor. For details, please see the config file.

## Operating System Notes

Stack size set to unlimited using "ulimit -s unlimited"

## General Notes

Environment variables set by runcpu before the start of the run:

```
LD_LIBRARY_PATH = "/home/cpu2017/lib/ia32:/home/cpu2017/lib/intel64:/home/cpu2017/je5.0.1-32:/home/cpu2017/je5.0.1-64"
```

Binaries compiled on a system with 1x Intel Core i7-4790 CPU + 32GB RAM  
memory using Redhat Enterprise Linux 7.4

Transparent Huge Pages enabled by default

Prior to runcpu invocation

Filesystem page cache synced and cleared with:

```
sync; echo 3> /proc/sys/vm/drop_caches
```

runcpu command invoked through numactl i.e.:

```
numactl --interleave=all runcpu <etc>
```

Yes: The test sponsor attests, as of date of publication, that CVE-2017-5754 (Meltdown) is mitigated in the system as tested and documented.

Yes: The test sponsor attests, as of date of publication, that CVE-2017-5753 (Spectre variant 1) is mitigated in the system as tested and documented.

Yes: The test sponsor attests, as of date of publication, that CVE-2017-5715 (Spectre variant 2)

(Continued on next page)



# SPEC CPU2017 Integer Rate Result

Copyright 2017-2019 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS C240 M5 (Intel Xeon Gold 6148  
2.40 GHz)

**SPECrate2017\_int\_base = 210**

**SPECrate2017\_int\_peak = 219**

**CPU2017 License:** 9019

**Test Date:** Jan-2019

**Test Sponsor:** Cisco Systems

**Hardware Availability:** Aug-2017

**Tested by:** Cisco Systems

**Software Availability:** Nov-2018

## General Notes (Continued)

is mitigated in the system as tested and documented.

jemalloc, a general purpose malloc implementation

built with the RedHat Enterprise 7.5, and the system compiler gcc 4.8.5

sources available from jemalloc.net or <https://github.com/jemalloc/jemalloc/releases>

## Platform Notes

**BIOS Settings:**

Intel HyperThreading Technology set to Enabled

CPU performance set to Enterprise

Power Performance Tuning set to OS Controls

SNC set to Enabled

IMC Interleaving set to 1-way Interleave

Patrol Scrub set to Disabled

Sysinfo program /home/cpu2017/bin/sysinfo

Rev: r5974 of 2018-05-19 9bcde8f2999c33d61f64985e45859ea9

running on linux-x58q Fri Jan 18 09:40:48 2019

SUT (System Under Test) info as seen by some common utilities.

For more information on this section, see

<https://www.spec.org/cpu2017/Docs/config.html#sysinfo>

From /proc/cpuinfo

model name : Intel(R) Xeon(R) Gold 6148 CPU @ 2.40GHz

2 "physical id"s (chips)

80 "processors"

cores, siblings (Caution: counting these is hw and system dependent. The following excerpts from /proc/cpuinfo might not be reliable. Use with caution.)

cpu cores : 20

siblings : 40

physical 0: cores 0 1 2 3 4 8 9 10 11 12 16 17 18 19 20 24 25 26 27 28

physical 1: cores 0 1 2 3 4 8 9 10 11 12 16 17 18 19 20 24 25 26 27 28

From lscpu:

Architecture: x86\_64

CPU op-mode(s): 32-bit, 64-bit

Byte Order: Little Endian

CPU(s): 80

On-line CPU(s) list: 0-79

Thread(s) per core: 2

Core(s) per socket: 20

Socket(s): 2

NUMA node(s): 4

Vendor ID: GenuineIntel

CPU family: 6

Model: 85

(Continued on next page)



# SPEC CPU2017 Integer Rate Result

Copyright 2017-2019 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS C240 M5 (Intel Xeon Gold 6148  
2.40 GHz)

**SPECrate2017\_int\_base = 210**

**SPECrate2017\_int\_peak = 219**

**CPU2017 License:** 9019

**Test Date:** Jan-2019

**Test Sponsor:** Cisco Systems

**Hardware Availability:** Aug-2017

**Tested by:** Cisco Systems

**Software Availability:** Nov-2018

## Platform Notes (Continued)

```

Model name: Intel(R) Xeon(R) Gold 6148 CPU @ 2.40GHz
Stepping: 4
CPU MHz: 3212.888
CPU max MHz: 3700.0000
CPU min MHz: 1000.0000
BogoMIPS: 4788.72
Virtualization: VT-x
L1d cache: 32K
L1i cache: 32K
L2 cache: 1024K
L3 cache: 28160K
NUMA node0 CPU(s): 0-2,5,6,10-12,15,16,40-42,45,46,50-52,55,56
NUMA node1 CPU(s): 3,4,7-9,13,14,17-19,43,44,47-49,53,54,57-59
NUMA node2 CPU(s): 20-22,25,26,30-32,35,36,60-62,65,66,70-72,75,76
NUMA node3 CPU(s): 23,24,27-29,33,34,37-39,63,64,67-69,73,74,77-79
Flags: fpu vme de pse tsc msr pae mce cx8 apic sep mtrr pge mca cmov
pat pse36 clflush dts acpi mmx fxsr sse sse2 ss ht tm pbe syscall nx pdpe1gb rdtscp
lm constant_tsc art arch_perfmon pebs bts rep_good nopl xtopology nonstop_tsc
aperfmonperf eagerfpu pni pclmulqdq dtes64 monitor ds_cpl vmx smx est tm2 ssse3 sdbg
fma cx16 xtpr pdcm pcid dca sse4_1 sse4_2 x2apic movbe popcnt tsc_deadline_timer aes
xsave avx f16c rdrand lahf_lm abm 3dnowprefetch ida arat epb invpcid_single pln pts
dtherm hwp hwp_act_window hwp_epp hwp_pkg_req intel_pt rsb_ctxsw spec_ctrl stibp
retpoline kaiser tpr_shadow vnmi flexpriority ept vpid fsgsbase tsc_adjust bmi1 hle
avx2 smep bmi2 erms invpcid rtm cqm mpx avx512f avx512dq rdseed adx smap clflushopt
clwb avx512cd avx512bw avx512vl xsaveopt xgetbv1 cqm_llc cqm_occup_llc

```

```
/proc/cpuinfo cache data
cache size : 28160 KB
```

From numactl --hardware    WARNING: a numactl 'node' might or might not correspond to a physical chip.

```

available: 4 nodes (0-3)
node 0 cpus: 0 1 2 5 6 10 11 12 15 16 40 41 42 45 46 50 51 52 55 56
node 0 size: 192097 MB
node 0 free: 189650 MB
node 1 cpus: 3 4 7 8 9 13 14 17 18 19 43 44 47 48 49 53 54 57 58 59
node 1 size: 193528 MB
node 1 free: 191065 MB
node 2 cpus: 20 21 22 25 26 30 31 32 35 36 60 61 62 65 66 70 71 72 75 76
node 2 size: 193528 MB
node 2 free: 191242 MB
node 3 cpus: 23 24 27 28 29 33 34 37 38 39 63 64 67 68 69 73 74 77 78 79
node 3 size: 193525 MB
node 3 free: 191239 MB
node distances:
node    0    1    2    3
      0: 10 11 21 21

```

(Continued on next page)



# SPEC CPU2017 Integer Rate Result

Copyright 2017-2019 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS C240 M5 (Intel Xeon Gold 6148  
2.40 GHz)

**SPECrate2017\_int\_base = 210**

**SPECrate2017\_int\_peak = 219**

**CPU2017 License:** 9019

**Test Date:** Jan-2019

**Test Sponsor:** Cisco Systems

**Hardware Availability:** Aug-2017

**Tested by:** Cisco Systems

**Software Availability:** Nov-2018

## Platform Notes (Continued)

```
1: 11 10 21 21
2: 21 21 10 11
3: 21 21 11 10
```

From /proc/meminfo

```
MemTotal:      791224448 kB
HugePages_Total:       0
Hugepagesize:     2048 kB
```

From /etc/\*release\* /etc/\*version\*

```
SuSE-release:
  SUSE Linux Enterprise Server 12 (x86_64)
  VERSION = 12
  PATCHLEVEL = 2
  # This file is deprecated and will be removed in a future service pack or release.
  # Please check /etc/os-release for details about this release.
os-release:
  NAME="SLES"
  VERSION="12-SP2"
  VERSION_ID="12.2"
  PRETTY_NAME="SUSE Linux Enterprise Server 12 SP2"
  ID="sles"
  ANSI_COLOR="0;32"
  CPE_NAME="cpe:/o:suse:sles:12:sp2"
```

uname -a:

```
Linux linux-x58q 4.4.120-92.70-default #1 SMP Wed Mar 14 15:59:43 UTC 2018 (52a83de)
x86_64 x86_64 x86_64 GNU/Linux
```

Kernel self-reported vulnerability status:

```
CVE-2017-5754 (Meltdown):           Mitigation: PTI
CVE-2017-5753 (Spectre variant 1):  Mitigation: __user pointer sanitization
CVE-2017-5715 (Spectre variant 2):  Mitigation: IBRS+IBPB
```

run-level 3 Jan 17 23:03

SPEC is set to: /home/cpu2017

| Filesystem | Type | Size | Used | Avail | Use% | Mounted on |
|------------|------|------|------|-------|------|------------|
| /dev/sda2  | xfs  | 210G | 35G  | 176G  | 17%  | /          |

Additional information from dmidecode follows. WARNING: Use caution when you interpret this section. The 'dmidecode' program reads system data which is "intended to allow hardware to be accurately determined", but the intent may not be met, as there are frequent changes to hardware, firmware, and the "DMTF SMBIOS" standard.

BIOS Cisco Systems, Inc. C240M5.4.0.1.139.1003182220 10/03/2018

Memory:

(Continued on next page)



# SPEC CPU2017 Integer Rate Result

Copyright 2017-2019 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS C240 M5 (Intel Xeon Gold 6148  
2.40 GHz)

**SPECrate2017\_int\_base = 210**

**SPECrate2017\_int\_peak = 219**

**CPU2017 License:** 9019

**Test Date:** Jan-2019

**Test Sponsor:** Cisco Systems

**Hardware Availability:** Aug-2017

**Tested by:** Cisco Systems

**Software Availability:** Nov-2018

## Platform Notes (Continued)

24x 0xCE00 M393A4K40BB2-CTD 32 GB 2 rank 2666

(End of data from sysinfo program)

## Compiler Version Notes

```
=====
CC 500.perlbench_r(base) 502.gcc_r(base) 505.mcf_r(base, peak)
    525.x264_r(base, peak) 557.xz_r(base, peak)
=====
```

```
-----
icc (ICC) 19.0.1.144 20181018
Copyright (C) 1985-2018 Intel Corporation. All rights reserved.
-----
```

```
=====
CC 500.perlbench_r(peak) 502.gcc_r(peak)
=====
```

```
-----
icc (ICC) 19.0.1.144 20181018
Copyright (C) 1985-2018 Intel Corporation. All rights reserved.
-----
```

```
=====
CXXC 520.omnetpp_r(base) 523.xalancbmk_r(base) 531.deepsjeng_r(base)
    541.leela_r(base)
=====
```

```
-----
icpc (ICC) 19.0.1.144 20181018
Copyright (C) 1985-2018 Intel Corporation. All rights reserved.
-----
```

```
=====
CXXC 520.omnetpp_r(peak) 523.xalancbmk_r(peak) 531.deepsjeng_r(peak)
    541.leela_r(peak)
=====
```

```
-----
icpc (ICC) 19.0.1.144 20181018
Copyright (C) 1985-2018 Intel Corporation. All rights reserved.
-----
```

```
=====
FC 548.exchange2_r(base, peak)
=====
```

```
-----
ifort (IFORT) 19.0.1.144 20181018
Copyright (C) 1985-2018 Intel Corporation. All rights reserved.
-----
```



# SPEC CPU2017 Integer Rate Result

Copyright 2017-2019 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS C240 M5 (Intel Xeon Gold 6148  
2.40 GHz)

**SPECrate2017\_int\_base = 210**

**SPECrate2017\_int\_peak = 219**

**CPU2017 License:** 9019

**Test Date:** Jan-2019

**Test Sponsor:** Cisco Systems

**Hardware Availability:** Aug-2017

**Tested by:** Cisco Systems

**Software Availability:** Nov-2018

## Base Compiler Invocation

C benchmarks:

```
icc -m64 -std=c11
```

C++ benchmarks:

```
icpc -m64
```

Fortran benchmarks:

```
ifort -m64
```

## Base Portability Flags

500.perlbench\_r: -DSPEC\_LP64 -DSPEC\_LINUX\_X64

502.gcc\_r: -DSPEC\_LP64

505.mcf\_r: -DSPEC\_LP64

520.omnetpp\_r: -DSPEC\_LP64

523.xalancbmk\_r: -DSPEC\_LP64 -DSPEC\_LINUX

525.x264\_r: -DSPEC\_LP64

531.deepsjeng\_r: -DSPEC\_LP64

541.leela\_r: -DSPEC\_LP64

548.exchange2\_r: -DSPEC\_LP64

557.xz\_r: -DSPEC\_LP64

## Base Optimization Flags

C benchmarks:

```
-Wl,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div  
-qopt-mem-layout-trans=3 -L/home/cpu2017/je5.0.1-64/ -ljemalloc
```

C++ benchmarks:

```
-Wl,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div  
-qopt-mem-layout-trans=3 -L/home/cpu2017/je5.0.1-64/ -ljemalloc
```

Fortran benchmarks:

```
-Wl,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div  
-qopt-mem-layout-trans=3 -nostandard-realloc-lhs -align array32byte  
-L/home/cpu2017/je5.0.1-64/ -ljemalloc
```



# SPEC CPU2017 Integer Rate Result

Copyright 2017-2019 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS C240 M5 (Intel Xeon Gold 6148  
2.40 GHz)

**SPECrate2017\_int\_base = 210**

**SPECrate2017\_int\_peak = 219**

**CPU2017 License:** 9019

**Test Date:** Jan-2019

**Test Sponsor:** Cisco Systems

**Hardware Availability:** Aug-2017

**Tested by:** Cisco Systems

**Software Availability:** Nov-2018

## Peak Compiler Invocation

C benchmarks (except as noted below):

icc -m64 -std=c11

502.gcc\_r: icc -m32 -std=c11 -L/opt/intel/lib/ia32

C++ benchmarks (except as noted below):

icpc -m64

523.xalancbmk\_r: icpc -m32 -L/opt/intel/lib/ia32

Fortran benchmarks:

ifort -m64

## Peak Portability Flags

500.perlbench\_r: -DSPEC\_LP64 -DSPEC\_LINUX\_X64

502.gcc\_r: -D\_FILE\_OFFSET\_BITS=64

505.mcf\_r: -DSPEC\_LP64

520.omnetpp\_r: -DSPEC\_LP64

523.xalancbmk\_r: -D\_FILE\_OFFSET\_BITS=64 -DSPEC\_LINUX

525.x264\_r: -DSPEC\_LP64

531.deepsjeng\_r: -DSPEC\_LP64

541.leela\_r: -DSPEC\_LP64

548.exchange2\_r: -DSPEC\_LP64

557.xz\_r: -DSPEC\_LP64

## Peak Optimization Flags

C benchmarks:

500.perlbench\_r: -Wl,-z,muldefs -prof-gen(pass 1) -prof-use(pass 2) -ipo  
-xCORE-AVX512 -O3 -no-prec-div -qopt-mem-layout-trans=3  
-fno-strict-overflow -L/home/cpu2017/je5.0.1-64/  
-ljemalloc

502.gcc\_r: -Wl,-z,muldefs -prof-gen(pass 1) -prof-use(pass 2) -ipo  
-xCORE-AVX512 -O3 -no-prec-div -qopt-mem-layout-trans=3  
-L/home/cpu2017/je5.0.1-32/ -ljemalloc

505.mcf\_r: -Wl,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div  
-qopt-mem-layout-trans=3 -L/home/cpu2017/je5.0.1-64/  
-ljemalloc

(Continued on next page)



# SPEC CPU2017 Integer Rate Result

Copyright 2017-2019 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS C240 M5 (Intel Xeon Gold 6148  
2.40 GHz)

**SPECrate2017\_int\_base = 210**

**SPECrate2017\_int\_peak = 219**

**CPU2017 License:** 9019

**Test Date:** Jan-2019

**Test Sponsor:** Cisco Systems

**Hardware Availability:** Aug-2017

**Tested by:** Cisco Systems

**Software Availability:** Nov-2018

## Peak Optimization Flags (Continued)

525.x264\_r: -Wl,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div  
-qopt-mem-layout-trans=3 -fno-alias  
-L/home/cpu2017/je5.0.1-64/ -ljemalloc

557.xz\_r: Same as 505.mcf\_r

C++ benchmarks:

520.omnetpp\_r: -Wl,-z,muldefs -prof-gen(pass 1) -prof-use(pass 2) -ipo  
-xCORE-AVX512 -O3 -no-prec-div -qopt-mem-layout-trans=3  
-L/home/cpu2017/je5.0.1-64/ -ljemalloc

523.xalancbmk\_r: -Wl,-z,muldefs -prof-gen(pass 1) -prof-use(pass 2) -ipo  
-xCORE-AVX512 -O3 -no-prec-div -qopt-mem-layout-trans=3  
-L/home/cpu2017/je5.0.1-32/ -ljemalloc

531.deepsjeng\_r: Same as 520.omnetpp\_r

541.leela\_r: Same as 520.omnetpp\_r

Fortran benchmarks:

-Wl,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div  
-qopt-mem-layout-trans=3 -nostandard-realloc-lhs -align array32byte  
-L/home/cpu2017/je5.0.1-64/ -ljemalloc

The flags files that were used to format this result can be browsed at

<http://www.spec.org/cpu2017/flags/Intel-ic19.0-official-linux64.html>  
<http://www.spec.org/cpu2017/flags/Cisco-Platform-Settings-V1.2-revH.html>

You can also download the XML flags sources by saving the following links:

<http://www.spec.org/cpu2017/flags/Intel-ic19.0-official-linux64.xml>  
<http://www.spec.org/cpu2017/flags/Cisco-Platform-Settings-V1.2-revH.xml>

SPEC is a registered trademark of the Standard Performance Evaluation Corporation. All other brand and product names appearing in this result are trademarks or registered trademarks of their respective holders.

For questions about this result, please contact the tester. For other inquiries, please contact [info@spec.org](mailto:info@spec.org).

Tested with SPEC CPU2017 v1.0.5 on 2019-01-18 12:40:48-0500.

Report generated on 2019-02-05 13:15:23 by CPU2017 PDF formatter v6067.

Originally published on 2019-02-05.