### Cisco Systems
Cisco UCS C480 M5 (Intel Xeon Platinum 8153, 2.00 GHz)

<table>
<thead>
<tr>
<th>Tests</th>
<th>SPECspeed2017_fp_base</th>
<th>SPECspeed2017_fp_peak</th>
</tr>
</thead>
<tbody>
<tr>
<td>603.bwaves_s</td>
<td>136</td>
<td>137</td>
</tr>
<tr>
<td>607.cactuBSSN_s</td>
<td>134</td>
<td>135</td>
</tr>
<tr>
<td>619.lbm_s</td>
<td>136</td>
<td>137</td>
</tr>
<tr>
<td>621.wrf_s</td>
<td>134</td>
<td>135</td>
</tr>
<tr>
<td>627.cam4_s</td>
<td>136</td>
<td>137</td>
</tr>
<tr>
<td>628.pop2_s</td>
<td>134</td>
<td>135</td>
</tr>
<tr>
<td>638.imagick_s</td>
<td>136</td>
<td>137</td>
</tr>
<tr>
<td>644.nab_s</td>
<td>134</td>
<td>135</td>
</tr>
<tr>
<td>649.fotonik3d_s</td>
<td>134</td>
<td>135</td>
</tr>
<tr>
<td>654.roms_s</td>
<td>136</td>
<td>137</td>
</tr>
</tbody>
</table>

#### Hardware
- **CPU Name:** Intel Xeon Platinum 8153  
  - **Max MHz.:** 2800  
  - **Nominal:** 2000  
  - **Enabled:** 64 cores, 4 chips  
  - **Orderable:** 2,4 Chips  
  - **Cache L1:** 32 KB I + 32 KB D on chip per core  
  - **L2:** 1 MB I+D on chip per core  
  - **L3:** 22 MB I+D on chip per core  
  - **Memory:** 1536 GB (48 x 32 GB 2Rx4 PC4-2666V-R)  
  - **Storage:** 1 x 1 TB HDD, 7.2K RPM  
  - **Other:** None

#### Software
- **OS:** SUSE Linux Enterprise Server 12 SP2 (x86_64)  
  - **4.4.120-92.70-default**  
- **Compiler:**  
  - **C/C++:** Version 18.0.2.199 of Intel C/C++  
  - **Fortran:** Version 18.0.2.199 of Intel Fortran  
- **Firmware:** Version 3.1.3e released Jun-2018  
- **File System:** xfs  
- **System State:** Run level 3 (multi-user)  
- **Base Pointers:** 64-bit  
- **Peak Pointers:** 64-bit  
- **Other:** None
Cisco Systems
Cisco UCS C480 M5 (Intel Xeon Platinum 8153, 2.00 GHz)

SPECspeed2017_fp_base = 136
SPECspeed2017_fp_peak = 137

Results Table

<table>
<thead>
<tr>
<th>Benchmark</th>
<th>Base Threads</th>
<th>Base Seconds</th>
<th>Base Ratio</th>
<th>Base Seconds</th>
<th>Base Ratio</th>
<th>Base Seconds</th>
<th>Base Ratio</th>
<th>Peak Threads</th>
<th>Peak Seconds</th>
<th>Peak Ratio</th>
<th>Peak Seconds</th>
<th>Peak Ratio</th>
<th>Peak Seconds</th>
<th>Peak Ratio</th>
</tr>
</thead>
<tbody>
<tr>
<td>603.bwaves_s</td>
<td>64</td>
<td>68</td>
<td>66.9</td>
<td>848</td>
<td>69.4</td>
<td>851</td>
<td></td>
<td>64</td>
<td>69.2</td>
<td>852</td>
<td>69.8</td>
<td>845</td>
<td>69.1</td>
<td>854</td>
</tr>
<tr>
<td>607.cactuBSSN_s</td>
<td>64</td>
<td>96</td>
<td>172</td>
<td>96.6</td>
<td>172</td>
<td>97.0</td>
<td>172</td>
<td>64</td>
<td>96.0</td>
<td>174</td>
<td>95.7</td>
<td>174</td>
<td>95.9</td>
<td>174</td>
</tr>
<tr>
<td>619.libm_s</td>
<td>64</td>
<td>69</td>
<td>75.1</td>
<td>68.5</td>
<td>76.5</td>
<td>67.9</td>
<td>77.1</td>
<td>64</td>
<td>72.5</td>
<td>72.2</td>
<td>69.8</td>
<td>75.1</td>
<td>68.4</td>
<td>76.6</td>
</tr>
<tr>
<td>621.wrf_s</td>
<td>64</td>
<td>196</td>
<td>67.4</td>
<td>199</td>
<td>66.5</td>
<td>198</td>
<td>66.8</td>
<td>64</td>
<td>202</td>
<td>65.4</td>
<td>203</td>
<td>65.1</td>
<td>199</td>
<td>66.4</td>
</tr>
<tr>
<td>627.cam4_s</td>
<td>64</td>
<td>91.3</td>
<td>97.0</td>
<td>92.2</td>
<td>96.1</td>
<td>91.5</td>
<td>96.9</td>
<td>64</td>
<td>91.2</td>
<td>97.2</td>
<td>90.8</td>
<td>97.7</td>
<td>91.5</td>
<td>96.9</td>
</tr>
<tr>
<td>628.pop2_s</td>
<td>64</td>
<td>323</td>
<td>36.8</td>
<td>308</td>
<td>38.6</td>
<td>322</td>
<td>36.9</td>
<td>64</td>
<td>297</td>
<td>40.0</td>
<td>297</td>
<td>40.0</td>
<td>310</td>
<td>38.3</td>
</tr>
<tr>
<td>638.imagick_s</td>
<td>64</td>
<td>106</td>
<td>136</td>
<td>106</td>
<td>136</td>
<td>106</td>
<td>136</td>
<td>64</td>
<td>107</td>
<td>134</td>
<td>107</td>
<td>135</td>
<td>108</td>
<td>133</td>
</tr>
<tr>
<td>644.nab_s</td>
<td>64</td>
<td>89.9</td>
<td>101</td>
<td>88.7</td>
<td>103</td>
<td>90.3</td>
<td>101</td>
<td>64</td>
<td>89.9</td>
<td>101</td>
<td>95.5</td>
<td>95.5</td>
<td>90.7</td>
<td>101</td>
</tr>
<tr>
<td>654.roms_s</td>
<td>64</td>
<td>67.3</td>
<td>234</td>
<td>69.2</td>
<td>228</td>
<td>67.7</td>
<td>233</td>
<td>64</td>
<td>65.2</td>
<td>242</td>
<td>63.7</td>
<td>247</td>
<td>63.9</td>
<td>246</td>
</tr>
</tbody>
</table>

Results appear in the order in which they were run. Bold underlined text indicates a median measurement.

Operating System Notes
Stack size set to unlimited using "ulimit -s unlimited"

General Notes
Environment variables set by runcpu before the start of the run:
KMP_AFFINITY = "granularity=fine,compact"
LD_LIBRARY_PATH = "/home/cpu2017/lib/ia32:/home/cpu2017/lib/intel64"
OMP_STACKSIZE = "192M"

Binaries compiled on a system with 1x Intel Core i7-4790 CPU + 32GB RAM
memory using Redhat Enterprise Linux 7.4
Transparent Huge Pages enabled by default
Prior to runcpu invocation
Filesystem page cache synced and cleared with:
sync; echo 3>/proc/sys/vm/drop_caches
Yes: The test sponsor attests, as of date of publication, that CVE-2017-5754 (Meltdown) is mitigated in the system as tested and documented.
Yes: The test sponsor attests, as of date of publication, that CVE-2017-5753 (Spectre variant 1) is mitigated in the system as tested and documented.
Yes: The test sponsor attests, as of date of publication, that CVE-2017-5715 (Spectre variant 2) is mitigated in the system as tested and documented.

Platform Notes
BIOS Settings:
Intel HyperThreading Technology set to Disabled
CPU performance set to Enterprise

(Continued on next page)
Cisco Systems
Cisco UCS C480 M5 (Intel Xeon Platinum 8153, 2.00 GHz)

SPEC CPU2017 Floating Point Speed Result
Copyright 2017-2018 Standard Performance Evaluation Corporation

Cisco Systems
Cisco UCS C480 M5 (Intel Xeon Platinum 8153, 2.00 GHz)

SPECspeed2017_fp_base = 136
SPECspeed2017_fp_peak = 137

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Tested by: Cisco Systems
Test Date: Nov-2018
Hardware Availability: Aug-2017
Software Availability: Mar-2018

Platform Notes (Continued)

Power Performance Tuning set to OS Controls
SNC set to Disabled
Patrol Scrub set to Disabled
Sysinfo program /home/cpu2017/bin/sysinfo
Rev: r5797 of 2017-06-14 96c45e4568ad54c135fd618bccc091c0f
running on linux-9r4j Wed Nov 14 18:43:13 2018

SUT (System Under Test) info as seen by some common utilities.
For more information on this section, see
https://www.spec.org/cpu2017/Docs/config.html#sysinfo

From /proc/cpuinfo
model name : Intel(R) Xeon(R) Platinum 8153 CPU @ 2.00GHz
4 "physical id"s (chips)
64 "processors"
cores, siblings (Caution: counting these is hw and system dependent. The following excerpts from /proc/cpuinfo might not be reliable. Use with caution.)
cpu cores : 16
siblings : 16
physical 0: cores 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15
physical 1: cores 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15
physical 2: cores 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15
physical 3: cores 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15

From lscpu:
Architecture: x86_64
CPU op-mode(s): 32-bit, 64-bit
Byte Order: Little Endian
CPU(s): 64
On-line CPU(s) list: 0-63
Thread(s) per core: 1
Core(s) per socket: 16
Socket(s): 4
NUMA node(s): 4
Vendor ID: GenuineIntel
CPU family: 6
Model: 85
Model name: Intel(R) Xeon(R) Platinum 8153 CPU @ 2.00GHz
Stepping: 4
CPU MHz: 1421.522
CPU max MHz: 2800.0000
CPU min MHz: 1000.0000
BogoMIPS: 3995.69
Virtualization: VT-x
L1d cache: 32K
L1i cache: 32K
L2 cache: 1024K
(Continued on next page)
## Platform Notes (Continued)

| L3 cache:     | 22528K |
| NUMA node0 CPU(s): | 0-15   |
| NUMA node1 CPU(s): | 16-31  |
| NUMA node2 CPU(s): | 32-47  |
| NUMA node3 CPU(s): | 48-63  |

Flags: fpu vme de pse tsc msr pae mce cx8 apic sep mtrr pge mca cmov
pat pse36 clflush dts acpi mmx fxsr sse sse2 ss ht tm pbe syscall nx pdpe1gb rdtscp
lm constant_tsc art arch_perfmon pebs bts rep_good nopl xtopology nonstop_tsc
aperfmpref eagerfpu pni pclmulqdq dtes64 monitor ds_cpl vmx smx est tm2 ssse3 sdbg
fma cx16 xtpr pdcm pcdi dca sse4_1_3 sse4_2 x2apic movbe popcnt tsc_deadline_timer aes
xsave avx f16c rdrand lahf_lm abm 3dnowprefetch ida arat epb invpcid_single pln pts
dtherm hwp hwp_act_window hwp_epp hwp_pkg_req intel_pt rsb_ctxs_w spec_ctrl stibp
retpoline kaiser tpr_shadow vmni flexpriority ept vpid fsgsbase tsc_adjust bmi1 hle
avx2 smep bmi2 erms invpcid_single rtm cqm mpx avx512f avx512dq rdseed adx smap clflushopt
clwb avx512cd avx512bw avx512vl xsaveopt xsavec xgetbv1 cqm_llc cqm_occup_llc

From numactl --hardware WARNING: a numactl 'node' might or might not correspond to a
physical chip.

<table>
<thead>
<tr>
<th>Available</th>
<th>Nodes (0-3)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Node 0</td>
<td>0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15</td>
</tr>
<tr>
<td>Node 0</td>
<td>385624 MB</td>
</tr>
<tr>
<td>Node 0</td>
<td>385138 MB</td>
</tr>
<tr>
<td>Node 1</td>
<td>16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31</td>
</tr>
<tr>
<td>Node 1</td>
<td>387057 MB</td>
</tr>
<tr>
<td>Node 1</td>
<td>386816 MB</td>
</tr>
<tr>
<td>Node 2</td>
<td>32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47</td>
</tr>
<tr>
<td>Node 2</td>
<td>387057 MB</td>
</tr>
<tr>
<td>Node 2</td>
<td>386775 MB</td>
</tr>
<tr>
<td>Node 3</td>
<td>48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63</td>
</tr>
<tr>
<td>Node 3</td>
<td>387054 MB</td>
</tr>
<tr>
<td>Node 3</td>
<td>386849 MB</td>
</tr>
<tr>
<td>Node distances:</td>
<td></td>
</tr>
<tr>
<td>Node 0</td>
<td>0 1 2 3</td>
</tr>
<tr>
<td>Node 1</td>
<td>0 10 21 21</td>
</tr>
<tr>
<td>Node 2</td>
<td>1 21 10 21</td>
</tr>
<tr>
<td>Node 3</td>
<td>2 21 21 10</td>
</tr>
</tbody>
</table>

From /proc/meminfo

| MemTotal: | 1583915932 kB |
| HugePages_Total: | 0 |
| Hugepagesize: | 2048 kB |

From /etc/*release* /etc/*version*

(Continued on next page)
Cisco Systems
Cisco UCS C480 M5 (Intel Xeon Platinum 8153, 2.00 GHz)

<table>
<thead>
<tr>
<th>SPECspeed2017_fp_base</th>
<th>136</th>
</tr>
</thead>
<tbody>
<tr>
<td>SPECspeed2017_fp_peak</td>
<td>137</td>
</tr>
</tbody>
</table>

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Tested by: Cisco Systems

Test Date: Nov-2018
Hardware Availability: Aug-2017
Software Availability: Mar-2018

Platform Notes (Continued)

SuSE-release:
- SUSE Linux Enterprise Server 12 (x86_64)
- VERSION = 12
- PATCHLEVEL = 2
  # This file is deprecated and will be removed in a future service pack or release.
  # Please check /etc/os-release for details about this release.

os-release:
- NAME="SLES"
- VERSION="12-SP2"
- VERSION_ID="12.2"
- PRETTY_NAME="SUSE Linux Enterprise Server 12 SP2"
- ID="sles"
- ANSI_COLOR="0;32"
- CPE_NAME="cpe:/o:suse:sles:12:sp2"

uname -a:
- Linux linux-9r4j 4.4.120-92.70-default #1 SMP Wed Mar 14 15:59:43 UTC 2018 (52a83de)
- x86_64 x86_64 x86_64 GNU/Linux

run-level 3 Nov 14 02:45

SPEC is set to: /home/cpu2017

<table>
<thead>
<tr>
<th>Filesystem</th>
<th>Type</th>
<th>Size</th>
<th>Used</th>
<th>Avail</th>
<th>Use%</th>
<th>Mounted on</th>
</tr>
</thead>
<tbody>
<tr>
<td>/dev/sda1</td>
<td>xfs</td>
<td>930G</td>
<td>244G</td>
<td>687G</td>
<td>27%</td>
<td>/</td>
</tr>
</tbody>
</table>

Additional information from dmidecode follows. WARNING: Use caution when you interpret this section. The 'dmidecode' program reads system data which is 'intended to allow hardware to be accurately determined', but the intent may not be met, as there are frequent changes to hardware, firmware, and the "DMTF SMBIOS" standard.

- BIOS Cisco Systems, Inc. C480M5.3.1.3e.0.0613181101 06/13/2018
- Memory:
  - 48x 0xCE00 M393A4K40BB2-CTD 32 GB 2 rank 2666

(End of data from sysinfo program)

Compiler Version Notes

```
CC  619.lbm_s(base) 638.imagick_s(base, peak) 644.nab_s(base, peak)
```

---

```
icc (ICC) 18.0.2 20180210
Copyright (C) 1985-2018 Intel Corporation. All rights reserved.
```

---

```
CC  619.lbm_s(peak)
```

(Continued on next page)
Cisco Systems
Cisco UCS C480 M5 (Intel Xeon Platinum 8153, 2.00 GHz)

<table>
<thead>
<tr>
<th>SPECspeed2017_fp_base</th>
<th>SPECspeed2017_fp_peak</th>
</tr>
</thead>
<tbody>
<tr>
<td>136</td>
<td>137</td>
</tr>
</tbody>
</table>

**CPU2017 License:** 9019  
**Test Sponsor:** Cisco Systems  
**Tested by:** Cisco Systems  
**Test Date:** Nov-2018  
**Hardware Availability:** Aug-2017  
**Software Availability:** Mar-2018

---

**Compiler Version Notes (Continued)**

```plaintext
icc (ICC) 18.0.2 20180210
Copyright (C) 1985-2018 Intel Corporation. All rights reserved.
```

```plaintext
FC 607.cactuBSSN_s(base)
```

```plaintext
icpc (ICC) 18.0.2 20180210
Copyright (C) 1985-2018 Intel Corporation. All rights reserved.
icc (ICC) 18.0.2 20180210
Copyright (C) 1985-2018 Intel Corporation. All rights reserved.
ifort (IFORT) 18.0.2 20180210
Copyright (C) 1985-2018 Intel Corporation. All rights reserved.
```

```plaintext
FC 607.cactuBSSN_s(peak)
```

```plaintext
icpc (ICC) 18.0.2 20180210
Copyright (C) 1985-2018 Intel Corporation. All rights reserved.
icc (ICC) 18.0.2 20180210
Copyright (C) 1985-2018 Intel Corporation. All rights reserved.
ifort (IFORT) 18.0.2 20180210
Copyright (C) 1985-2018 Intel Corporation. All rights reserved.
```

```plaintext
FC 603.bwaves_s(base) 649.fotonik3d_s(base) 654.roms_s(base)
```

```plaintext
ifort (IFORT) 18.0.2 20180210
Copyright (C) 1985-2018 Intel Corporation. All rights reserved.
```

```plaintext
FC 603.bwaves_s(peak) 649.fotonik3d_s(peak) 654.roms_s(peak)
```

```plaintext
ifort (IFORT) 18.0.2 20180210
Copyright (C) 1985-2018 Intel Corporation. All rights reserved.
```

```plaintext
CC 621.wrf_s(base) 627.cam4_s(base, peak) 628.pop2_s(base)
```

```plaintext
ifort (IFORT) 18.0.2 20180210
Copyright (C) 1985-2018 Intel Corporation. All rights reserved.
icc (ICC) 18.0.2 20180210
```

(Continued on next page)
Cisco Systems
Cisco UCS C480 M5 (Intel Xeon Platinum 8153, 2.00 GHz)

SPECspeed2017_fp_base = 136
SPECspeed2017_fp_peak = 137

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Tested by: Cisco Systems

Test Date: Nov-2018
Software Availability: Mar-2018

Compiler Version Notes (Continued)
Copyright (C) 1985-2018 Intel Corporation. All rights reserved.

<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>CC</td>
<td>621.wrf_s(peak) 628.pop2_s(peak)</td>
<td>---</td>
<td>---</td>
<td>---</td>
<td>---</td>
</tr>
</tbody>
</table>

|--|---|---|---|---|---|
|ifort (IFORT) 18.0.2 20180210
Copyright (C) 1985-2018 Intel Corporation. All rights reserved.

|--|---|---|---|---|---|
|icc (ICC) 18.0.2 20180210
Copyright (C) 1985-2018 Intel Corporation. All rights reserved.

Base Compiler Invocation

C benchmarks:
icc -m64 -std=c11

Fortran benchmarks:
ifort -m64

Benchmarks using both Fortran and C:
ifort -m64 icc -m64 -std=c11

Benchmarks using Fortran, C, and C++:
icpc -m64 icc -m64 -std=c11 ifort -m64

Base Portability Flags

603.bwaves_s: -DSPEC_LP64
607.cactusBSSN_s: -DSPEC_LP64
619.lbm_s: -DSPEC_LP64
621.wrf_s: -DSPEC_LP64 -DSPEC_CASE_FLAG -convert big_endian
627.cam4_s: -DSPEC_LP64 -DSPEC_CASE_FLAG
628.pop2_s: -DSPEC_LP64 -DSPEC_CASE_FLAG -convert big_endian
   -assume byterecl
638.imagick_s: -DSPEC_LP64
644.nab_s: -DSPEC_LP64
649.fotonik3d_s: -DSPEC_LP64
654.roms_s: -DSPEC_LP64
Cisco Systems
Cisco UCS C480 M5 (Intel Xeon Platinum 8153, 2.00 GHz)

<table>
<thead>
<tr>
<th>SPECspeed2017_fp_base</th>
<th>SPECspeed2017_fp_peak</th>
</tr>
</thead>
<tbody>
<tr>
<td>136</td>
<td>137</td>
</tr>
</tbody>
</table>

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Test Date: Nov-2018
Hardware Availability: Aug-2017
Tested by: Cisco Systems
Software Availability: Mar-2018

Base Optimization Flags

C benchmarks:
-xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-prefetch
-ffinite-math-only -qopt-mem-layout-trans=3 -qopenmp -DSPEC_OPENMP

Fortran benchmarks:
-DSPEC_OPENMP -xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-prefetch
-ffinite-math-only -qopt-mem-layout-trans=3 -qopenmp
-nostandard-realloc-lhs -align array32byte

Benchmarks using both Fortran and C:
-xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-prefetch
-ffinite-math-only -qopt-mem-layout-trans=3 -qopenmp -DSPEC_OPENMP
-nostandard-realloc-lhs -align array32byte

Benchmarks using Fortran, C, and C++:
-xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-prefetch
-ffinite-math-only -qopt-mem-layout-trans=3 -qopenmp -DSPEC_OPENMP
-nostandard-realloc-lhs -align array32byte

Peak Compiler Invocation

C benchmarks:
icc -m64 -std=c11

Fortran benchmarks:
ifort -m64

Benchmarks using both Fortran and C:
ifort -m64 icc -m64 -std=c11

Benchmarks using Fortran, C, and C++:
icpc -m64 icc -m64 -std=c11 ifort -m64

Peak Portability Flags

Same as Base Portability Flags
Cisco Systems
Cisco UCS C480 M5 (Intel Xeon Platinum 8153, 2.00 GHz)

SPECspeed2017(fp_base) = 136
SPECspeed2017(fp_peak) = 137

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Tested by: Cisco Systems
Test Date: Nov-2018
Hardware Availability: Aug-2017
Software Availability: Mar-2018

Peak Optimization Flags

C benchmarks:
619.lbm_s: -prof-gen(pass 1) -prof-use(pass 2) -O2 -xCORE-AVX512
-qopt-prefetch -ipo -O3 -ffinite-math-only -no-prec-div
-qopt-mem-layout-trans=3 -DSPEC_SUPPRESS_OPENMP -qopenmp
-DSPEC_OPENMP

638.imagick_s: -xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-prefetch
-ffinite-math-only -qopt-mem-layout-trans=3 -qopenmp
-DSPEC_OPENMP

644.nab_s: Same as 638.imagick_s

Fortran benchmarks:
-prof-gen(pass 1) -prof-use(pass 2) -DSPEC_SUPPRESS_OPENMP
-DSPEC_OPENMP -O2 -xCORE-AVX512 -qopt-prefetch -ipo -O3
-ffinite-math-only -no-prec-div -qopt-mem-layout-trans=3 -qopenmp
-nostandard-realloc-lhs -align array32byte

Benchmarks using both Fortran and C:
621.wrf_s: -prof-gen(pass 1) -prof-use(pass 2) -O2 -xCORE-AVX512
-qopt-prefetch -ipo -O3 -ffinite-math-only -no-prec-div
-qopt-mem-layout-trans=3 -DSPEC_SUPPRESS_OPENMP -qopenmp
-DSPEC_OPENMP -nostandard-realloc-lhs -align array32byte

627.cam4_s: -xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-prefetch
-ffinite-math-only -qopt-mem-layout-trans=3 -qopenmp
-DSPEC_OPENMP -nostandard-realloc-lhs -align array32byte

628.pop2_s: Same as 621.wrf_s

Benchmarks using Fortran, C, and C++:
-prof-gen(pass 1) -prof-use(pass 2) -O2 -xCORE-AVX512 -qopt-prefetch
-ipo -O3 -ffinite-math-only -no-prec-div -qopt-mem-layout-trans=3
-DSPEC_SUPPRESS_OPENMP -qopenmp -DSPEC_OPENMP -nostandard-realloc-lhs
-align array32byte

The flags files that were used to format this result can be browsed at

You can also download the XML flags sources by saving the following links:
http://www.spec.org/cpu2017/flags/Intel-ic18.0-official-linux64.2017-12-21.xml
http://www.spec.org/cpu2017/flags/Cisco-Platform-Settings-V1.2-revH.xml
Cisco Systems
Cisco UCS C480 M5 (Intel Xeon Platinum 8153, 2.00 GHz)

<table>
<thead>
<tr>
<th>SPECspeed2017_fp_base</th>
<th>136</th>
</tr>
</thead>
<tbody>
<tr>
<td>SPECspeed2017_fp_peak</td>
<td>137</td>
</tr>
</tbody>
</table>

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Tested by: Cisco Systems

Test Date: Nov-2018
Hardware Availability: Aug-2017
Software Availability: Mar-2018

SPEC is a registered trademark of the Standard Performance Evaluation Corporation. All other brand and product names appearing in this result are trademarks or registered trademarks of their respective holders.

For questions about this result, please contact the tester. For other inquiries, please contact info@spec.org.

Tested with SPEC CPU2017 v1.0.2 on 2018-11-14 18:43:12-0500.
Report generated on 2018-12-11 15:00:59 by CPU2017 PDF formatter v6067.
Originally published on 2018-12-11.