SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2019 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS B480 M5 (Intel Xeon Gold 6154, 3.00 GHz)

$SPECrate^{®}2017\_fp\_base = 416$

$SPECrate^{®}2017\_fp\_peak = 420$

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Tested by: Cisco Systems

Test Date: Jun-2018
Hardware Availability: Aug-2017
Software Availability: Mar-2018

Benchmark	Copies	base	peak
503.bwaves_r	144	920	920
507.cactuBSSN_r	144	360	360
508.namd_r	144	336	338
510.parest_r	144	215	215
511.povray_r	144	522	624
519.lbm_r	144	217	225
521.wrf_r	144	406	407
526.blender_r	144	466	471
527.cam4_r	144	467	473
538.imagick_r	144	1140	1140
544.nab_r	144	793	679
549.fotonik3d_r	144	299	297
554.roms_r	144	173	177

SPECrate®2017_fp_base (416)
SPECrate®2017_fp_peak (420)

Hardware

CPU Name: Intel Xeon Gold 6154
 Max MHz: 3700
 Nominal: 3000
Enabled: 72 cores, 4 chips, 2 threads/core
Orderable: 2,4 Chips
Cache L1: 32 KB I + 32 KB D on chip per core
 L2: 1 MB I+D on chip per core
 L3: 24.75 MB I+D on chip per chip
 Other: None
Memory: 768 GB (48 x 16 GB 2Rx4 PC4-2666V-R)
Storage: 1 x 240 GB M.2 SATA SSD
Other: None

Software

OS: SUSE Linux Enterprise Server 12 SP2 (x86_64) 4.4.103-92.56-default
Compiler: C/C++: Version 18.0.2.199 of Intel C/C++ Compiler for Linux;
Fortran: Version 18.0.2.199 of Intel Fortran Compiler for Linux
Parallel: No
Firmware: Version 3.2.3c released Mar-2018
File System: xfs
System State: Run level 3 (multi-user)
Base Pointers: 64-bit
Peak Pointers: 64-bit
Other: None
Power Management: --

Standard Performance Evaluation Corporation (info@spec.org)
https://www.spec.org/

SPEC CPU®2017 Floating Point Rate Result
Copyright 2017-2019 Standard Performance Evaluation Corporation

Cisco Systems
Cisco UCS B480 M5 (Intel Xeon Gold 6154, 3.00 GHz)

SPECrate®2017_fp_base = 416

SPECrate®2017_fp_peak = 420

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Tested by: Cisco Systems

Test Date: Jun-2018
Hardware Availability: Aug-2017
Software Availability: Mar-2018

Results Table

Benchmark	Copies	Base Seconds	Ratio	Seconds	Ratio	Seconds	Ratio	Copies	Peak Seconds	Ratio	Seconds	Ratio	Seconds	Ratio
503.bwaves_r	144	**1570**	**920**	1570	920	1574	918	144	1569	920	**1569**	**920**	1571	919
507.cactuBSSN_r	144	506	360	**506**	**360**	507	359	144	508	359	**507**	**360**	506	360
508.namd_r	144	412	332	**408**	**336**	407	336	144	**404**	**338**	412	332	404	338
510.parest_r	144	1749	215	1758	214	**1755**	**215**	144	1757	214	1745	216	**1756**	**215**
511.povray_r	144	643	523	**644**	**522**	644	522	144	**539**	**624**	537	626	539	624
519.lbm_r	144	700	217	700	217	**700**	**217**	144	675	225	674	225	**674**	**225**
521.wrf_r	144	**795**	**406**	794	406	799	404	144	792	407	795	406	**792**	**407**
526.blender_r	144	**471**	**466**	470	466	471	466	144	**466**	**471**	465	472	466	471
527.cam4_r	144	**539**	**467**	537	469	542	464	144	**533**	**473**	533	472	532	473
538.imagick_r	144	314	1140	**314**	**1140**	313	1140	144	314	1140	318	1120	**314**	**1140**
544.nab_r	144	305	795	**306**	**793**	306	793	144	357	679	**357**	**679**	360	673
549.fotonik3d_r	144	1875	299	1886	298	**1880**	**299**	144	1884	298	**1890**	**297**	1891	297
554.roms_r	144	1321	173	1326	173	**1323**	**173**	144	**1291**	**177**	1286	178	1303	176

SPECrate®2017_fp_base =	**416**
SPECrate®2017_fp_peak =	**420**

Results appear in the order in which they were run. Bold underlined text indicates a median measurement.

Submit Notes

The taskset mechanism was used to bind copies to processors. The config file option 'submit' was used to generate taskset commands to bind each copy to a specific processor. For details, please see the config file.

Operating System Notes

Stack size set to unlimited using "ulimit -s unlimited"

General Notes

Environment variables set by runcpu before the start of the run:

LD_LIBRARY_PATH = "/home/cpu2017/lib/ia32:/home/cpu2017/lib/intel64:/home/cpu2017/je5.0.1-32:/home/cpu2017/je5.0.1-64"

Binaries compiled on a system with 1x Intel Core i7-4790 CPU + 32GB RAM
memory using Redhat Enterprise Linux 7.4
Transparent Huge Pages enabled by default
Prior to runcpu invocation
Filesystem page cache synced and cleared with:
sync; echo 3>   /proc/sys/vm/drop_caches
Yes: The test sponsor attests, as of date of publication, that CVE-2017-5754 (Meltdown) is mitigated in the system as tested and documented.
Yes: The test sponsor attests, as of date of publication, that CVE-2017-5753 (Spectre variant 1) is mitigated in the system as tested and documented.

(Continued on next page)

SPEC CPU®2017 Floating Point Rate Result

Cisco Systems

Cisco UCS B480 M5 (Intel Xeon Gold 6154, 3.00 GHz)

$SPECrate®2017\_fp\_base = 416$

$SPECrate®2017\_fp\_peak = 420$

General Notes (Continued)

Yes: The test sponsor attests, as of date of publication, that CVE-2017-5715 (Spectre variant 2) is mitigated in the system as tested and documented.

Platform Notes

```
BIOS Settings:
Intel HyperThreading Technology set to Enabled
CPU performance set to Enterprise
Power Performance Tuning set to OS Controls
SNC set to Enabled
IMC Interleaving set to 1-way Interleave
Patrol Scrub set to Disabled
 Sysinfo program /home/cpu2017/bin/sysinfo
 Rev: r5797 of 2017-06-14 96c45e4568ad54c135fd618bcc091c0f
 running on linux-xy4f Wed Jun 20 19:18:03 2018

 SUT (System Under Test) info as seen by some common utilities.
 For more information on this section, see
    https://www.spec.org/cpu2017/Docs/config.html#sysinfo

 From /proc/cpuinfo
    model name : Intel(R) Xeon(R) Gold 6154 CPU @ 3.00GHz
       4  "physical id"s (chips)
       144 "processors"
    cores, siblings (Caution: counting these is hw and system dependent. The following
    excerpts from /proc/cpuinfo might not be reliable.  Use with caution.)
       cpu cores : 18
       siblings  : 36
       physical 0: cores 0 1 2 3 4 8 9 10 11 16 17 18 19 20 24 25 26 27
       physical 1: cores 0 1 2 3 4 8 9 10 11 16 17 18 19 20 24 25 26 27
       physical 2: cores 0 1 2 3 4 8 9 10 11 16 17 18 19 20 24 25 26 27
       physical 3: cores 0 1 2 3 4 8 9 10 11 16 17 18 19 20 24 25 26 27

  From lscpu:
       Architecture:          x86_64
       CPU op-mode(s):        32-bit, 64-bit
       Byte Order:            Little Endian
       CPU(s):                144
       On-line CPU(s) list:   0-143
       Thread(s) per core:    2
       Core(s) per socket:    18
       Socket(s):             4
       NUMA node(s):          8
       Vendor ID:             GenuineIntel
       CPU family:            6
```

Cisco Systems

Cisco UCS B480 M5 (Intel Xeon Gold 6154, 3.00 GHz)

SPECrate®2017_fp_base = 416

SPECrate®2017_fp_peak = 420

CPU2017 License: 9019

Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: Jun-2018

Hardware Availability: Aug-2017

Software Availability: Mar-2018

Platform Notes (Continued)

```
      Model:                  85
      Model name:             Intel(R) Xeon(R) Gold 6154 CPU @ 3.00GHz
      Stepping:               4
      CPU MHz:                3699.999
      CPU max MHz:            3700.0000
      CPU min MHz:            1200.0000
      BogoMIPS:               5999.99
      Virtualization:         VT-x
      L1d cache:              32K
      L1i cache:              32K
      L2 cache:               1024K
      L3 cache:               25344K
      NUMA node0 CPU(s):      0-2,5,6,9,10,14,15,72-74,77,78,81,82,86,87
      NUMA node1 CPU(s):      3,4,7,8,11-13,16,17,75,76,79,80,83-85,88,89
      NUMA node2 CPU(s):      18-20,23,24,27,28,32,33,90-92,95,96,99,100,104,105
      NUMA node3 CPU(s):      21,22,25,26,29-31,34,35,93,94,97,98,101-103,106,107
      NUMA node4 CPU(s):      36-38,41,42,45,46,50,51,108-110,113,114,117,118,122,123
      NUMA node5 CPU(s):      39,40,43,44,47-49,52,53,111,112,115,116,119-121,124,125
      NUMA node6 CPU(s):      54-56,59,60,63,64,68,69,126-128,131,132,135,136,140,141
      NUMA node7 CPU(s):      57,58,61,62,65-67,70,71,129,130,133,134,137-139,142,143
      Flags:                  fpu vme de pse tsc msr pae mce cx8 apic sep mtrr pge mca cmov
    pat pse36 clflush dts acpi mmx fxsr sse sse2 ss ht tm pbe syscall nx pdpe1gb rdtscp
    lm constant_tsc art arch_perfmon pebs bts rep_good nopl xtopology nonstop_tsc
    aperfmperf eagerfpu pni pclmulqdq dtes64 monitor ds_cpl vmx smx est tm2 ssse3 sdbg
    fma cx16 xtpr pdcm pcid dca sse4_1 sse4_2 x2apic movbe popcnt tsc_deadline_timer aes
    xsave avx f16c rdrand lahf_lm abm 3dnowprefetch ida arat epb invpcid_single pln pts
    dtherm hwp hwp_act_window hwp_epp hwp_pkg_req intel_pt spec_ctrl kaiser tpr_shadow
    vnmi flexpriority ept vpid fsgsbase tsc_adjust bmi1 hle avx2 smep bmi2 erms invpcid
    rtm cqm mpx avx512f avx512dq rdseed adx smap clflushopt clwb avx512cd avx512bw
    avx512vl xsaveopt xsavec xgetbv1 cqm_llc cqm_occup_llc

 /proc/cpuinfo cache data
    cache size : 25344 KB

 From numactl --hardware  WARNING: a numactl 'node' might or might not correspond to a
 physical chip.
   available: 8 nodes (0-7)
   node 0 cpus: 0 1 2 5 6 9 10 14 15 72 73 74 77 78 81 82 86 87
   node 0 size: 95327 MB
   node 0 free: 85009 MB
   node 1 cpus: 3 4 7 8 11 12 13 16 17 75 76 79 80 83 84 85 88 89
   node 1 size: 96760 MB
   node 1 free: 89552 MB
   node 2 cpus: 18 19 20 23 24 27 28 32 33 90 91 92 95 96 99 100 104 105
   node 2 size: 96760 MB
   node 2 free: 89309 MB
   node 3 cpus: 21 22 25 26 29 30 31 34 35 93 94 97 98 101 102 103 106 107
```

(Continued on next page)

Cisco Systems

Cisco UCS B480 M5 (Intel Xeon Gold 6154, 3.00 GHz)

SPECrate®2017_fp_base = 416

SPECrate®2017_fp_peak = 420

Platform Notes (Continued)

```
  node 3 size: 96760 MB
  node 3 free: 89782 MB
  node 4 cpus: 36 37 38 41 42 45 46 50 51 108 109 110 113 114 117 118 122 123
  node 4 size: 96760 MB
  node 4 free: 89520 MB
  node 5 cpus: 39 40 43 44 47 48 49 52 53 111 112 115 116 119 120 121 124 125
  node 5 size: 96760 MB
  node 5 free: 89491 MB
  node 6 cpus: 54 55 56 59 60 63 64 68 69 126 127 128 131 132 135 136 140 141
  node 6 size: 96760 MB
  node 6 free: 89658 MB
  node 7 cpus: 57 58 61 62 65 66 67 70 71 129 130 133 134 137 138 139 142 143
  node 7 size: 96758 MB
  node 7 free: 89274 MB
  node distances:
  node   0   1   2   3   4   5   6   7
    0:  10  11  21  21  21  21  21  21
    1:  11  10  21  21  21  21  21  21
    2:  21  21  10  11  21  21  21  21
    3:  21  21  11  10  21  21  21  21
    4:  21  21  21  21  10  11  21  21
    5:  21  21  21  21  11  10  21  21
    6:  21  21  21  21  21  21  10  11
    7:  21  21  21  21  21  21  11  10

From /proc/meminfo
   MemTotal:       791191864 kB
   HugePages_Total:        0
   Hugepagesize:        2048 kB

From /etc/*release* /etc/*version*
   SuSE-release:
      SUSE Linux Enterprise Server 12 (x86_64)
      VERSION = 12
      PATCHLEVEL = 2
      # This file is deprecated and will be removed in a future service pack or release.
      # Please check /etc/os-release for details about this release.
   os-release:
      NAME="SLES"
      VERSION="12-SP2"
      VERSION_ID="12.2"
      PRETTY_NAME="SUSE Linux Enterprise Server 12 SP2"
      ID="sles"
      ANSI_COLOR="0;32"
      CPE_NAME="cpe:/o:suse:sles:12:sp2"

  uname -a:
```

(Continued on next page)

SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2019 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS B480 M5 (Intel Xeon Gold 6154, 3.00 GHz)

SPECrate®2017_fp_base = 416

SPECrate®2017_fp_peak = 420

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Tested by: Cisco Systems

Test Date: Jun-2018
Hardware Availability: Aug-2017
Software Availability: Mar-2018

Platform Notes (Continued)

```
   Linux linux-xy4f 4.4.103-92.56-default #1 SMP Wed Dec 27 16:24:31 UTC 2017 (2fd2155)
   x86_64 x86_64 x86_64 GNU/Linux

 run-level 3 Jan 1 14:49

 SPEC is set to: /home/cpu2017
   Filesystem      Type  Size  Used Avail Use% Mounted on
   /dev/sda1       xfs   224G  126G   98G  57% /

 Additional information from dmidecode follows.  WARNING: Use caution when you interpret
 this section. The 'dmidecode' program reads system data which is "intended to allow
 hardware to be accurately determined", but the intent may not be met, as there are
 frequent changes to hardware, firmware, and the "DMTF SMBIOS" standard.
   BIOS Cisco Systems, Inc. B480M5.3.2.3c.0.0307181316 03/07/2018
   Memory:
    48x 0xCE00 M393A2G40EB2-CTD 16 GB 2 rank 2666

 (End of data from sysinfo program)
```

Compiler Version Notes

```
==============================================================================
C                    | 519.lbm_r(base, peak) 538.imagick_r(base, peak)
                     | 544.nab_r(base, peak)
------------------------------------------------------------------------------
icc (ICC) 18.0.2 20180210
Copyright (C) 1985-2018 Intel Corporation.  All rights reserved.
------------------------------------------------------------------------------


==============================================================================
C++                  | 508.namd_r(base, peak) 510.parest_r(base, peak)
------------------------------------------------------------------------------
icpc (ICC) 18.0.2 20180210
Copyright (C) 1985-2018 Intel Corporation.  All rights reserved.
------------------------------------------------------------------------------


==============================================================================
C++, C               | 511.povray_r(base, peak) 526.blender_r(base, peak)
------------------------------------------------------------------------------
icpc (ICC) 18.0.2 20180210
Copyright (C) 1985-2018 Intel Corporation.  All rights reserved.
icc (ICC) 18.0.2 20180210
Copyright (C) 1985-2018 Intel Corporation.  All rights reserved.
------------------------------------------------------------------------------


==============================================================================
```

(Continued on next page)

Standard Performance Evaluation Corporation (info@spec.org)
https://www.spec.org/

SPEC CPU®2017 Floating Point Rate Result

Cisco Systems

Cisco UCS B480 M5 (Intel Xeon Gold 6154, 3.00 GHz)

SPECrate®2017_fp_base = 416

SPECrate®2017_fp_peak = 420

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Tested by: Cisco Systems

Test Date: Jun-2018
Hardware Availability: Aug-2017
Software Availability: Mar-2018

Compiler Version Notes (Continued)

```
C++, C, Fortran | 507.cactuBSSN_r(base, peak)
------------------------------------------------------------------------
icpc (ICC) 18.0.2 20180210
Copyright (C) 1985-2018 Intel Corporation.  All rights reserved.
icc (ICC) 18.0.2 20180210
Copyright (C) 1985-2018 Intel Corporation.  All rights reserved.
ifort (IFORT) 18.0.2 20180210
Copyright (C) 1985-2018 Intel Corporation.  All rights reserved.
------------------------------------------------------------------------


==============================================================================
Fortran         | 503.bwaves_r(base, peak) 549.fotonik3d_r(base, peak)
                | 554.roms_r(base, peak)
------------------------------------------------------------------------
ifort (IFORT) 18.0.2 20180210
Copyright (C) 1985-2018 Intel Corporation.  All rights reserved.
------------------------------------------------------------------------


==============================================================================
Fortran, C      | 521.wrf_r(base, peak) 527.cam4_r(base, peak)
------------------------------------------------------------------------
ifort (IFORT) 18.0.2 20180210
Copyright (C) 1985-2018 Intel Corporation.  All rights reserved.
icc (ICC) 18.0.2 20180210
Copyright (C) 1985-2018 Intel Corporation.  All rights reserved.
------------------------------------------------------------------------
```

Base Compiler Invocation

C benchmarks:
```
icc -m64 -std=c11
```

C++ benchmarks:
```
icpc -m64
```

Fortran benchmarks:
```
ifort -m64
```

Benchmarks using both Fortran and C:
```
ifort -m64 icc -m64 -std=c11
```

Benchmarks using both C and C++:
```
icpc -m64 icc -m64 -std=c11
```

Benchmarks using Fortran, C, and C++:
```
icpc -m64 icc -m64 -std=c11 ifort -m64
```

Standard Performance Evaluation Corporation (info@spec.org)
https://www.spec.org/

SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2019 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS B480 M5 (Intel Xeon Gold 6154, 3.00 GHz)

SPECrate®2017_fp_base = 416

SPECrate®2017_fp_peak = 420

CPU2017 License: 9019

Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: Jun-2018

Hardware Availability: Aug-2017

Software Availability: Mar-2018

Base Portability Flags

503.bwaves_r: `-DSPEC_LP64`
507.cactuBSSN_r: `-DSPEC_LP64`
508.namd_r: `-DSPEC_LP64`
510.parest_r: `-DSPEC_LP64`
511.povray_r: `-DSPEC_LP64`
519.lbm_r: `-DSPEC_LP64`
521.wrf_r: `-DSPEC_LP64 -DSPEC_CASE_FLAG -convert big_endian`
526.blender_r: `-DSPEC_LP64 -DSPEC_LINUX -funsigned-char`
527.cam4_r: `-DSPEC_LP64 -DSPEC_CASE_FLAG`
538.imagick_r: `-DSPEC_LP64`
544.nab_r: `-DSPEC_LP64`
549.fotonik3d_r: `-DSPEC_LP64`
554.roms_r: `-DSPEC_LP64`

Base Optimization Flags

C benchmarks:
`-xCORE-AVX2 -ipo -O3 -no-prec-div -qopt-prefetch -ffinite-math-only`
`-qopt-mem-layout-trans=3`

C++ benchmarks:
`-xCORE-AVX2 -ipo -O3 -no-prec-div -qopt-prefetch -ffinite-math-only`
`-qopt-mem-layout-trans=3`

Fortran benchmarks:
`-xCORE-AVX2 -ipo -O3 -no-prec-div -qopt-prefetch -ffinite-math-only`
`-qopt-mem-layout-trans=3 -nostandard-realloc-lhs -align array32byte`

Benchmarks using both Fortran and C:
`-xCORE-AVX2 -ipo -O3 -no-prec-div -qopt-prefetch -ffinite-math-only`
`-qopt-mem-layout-trans=3 -nostandard-realloc-lhs -align array32byte`

Benchmarks using both C and C++:
`-xCORE-AVX2 -ipo -O3 -no-prec-div -qopt-prefetch -ffinite-math-only`
`-qopt-mem-layout-trans=3`

Benchmarks using Fortran, C, and C++:
`-xCORE-AVX2 -ipo -O3 -no-prec-div -qopt-prefetch -ffinite-math-only`
`-qopt-mem-layout-trans=3 -nostandard-realloc-lhs -align array32byte`

SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2019 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS B480 M5 (Intel Xeon Gold 6154, 3.00 GHz)

SPECrate®2017_fp_base = 416

SPECrate®2017_fp_peak = 420

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Tested by: Cisco Systems

Test Date: Jun-2018
Hardware Availability: Aug-2017
Software Availability: Mar-2018

Peak Compiler Invocation

C benchmarks:
```
icc -m64 -std=c11
```

C++ benchmarks:
```
icpc -m64
```

Fortran benchmarks:
```
ifort -m64
```

Benchmarks using both Fortran and C:
```
ifort -m64 icc -m64 -std=c11
```

Benchmarks using both C and C++:
```
icpc -m64 icc -m64 -std=c11
```

Benchmarks using Fortran, C, and C++:
```
icpc -m64 icc -m64 -std=c11 ifort -m64
```

Peak Portability Flags

```
Same as Base Portability Flags
```

Peak Optimization Flags

C benchmarks:

519.lbm_r: `-prof-gen(pass 1) -prof-use(pass 2) -ipo -xCORE-AVX2 -O3 -no-prec-div -qopt-prefetch -ffinite-math-only -qopt-mem-layout-trans=3`

538.imagick_r: `-xCORE-AVX2 -ipo -O3 -no-prec-div -qopt-prefetch -ffinite-math-only -qopt-mem-layout-trans=3`

544.nab_r: Same as 519.lbm_r

C++ benchmarks:
`-prof-gen(pass 1) -prof-use(pass 2) -ipo -xCORE-AVX2 -O3 -no-prec-div -qopt-prefetch -ffinite-math-only -qopt-mem-layout-trans=3`

Fortran benchmarks:

(Continued on next page)

Standard Performance Evaluation Corporation (info@spec.org)   https://www.spec.org/

Cisco Systems

Cisco UCS B480 M5 (Intel Xeon Gold 6154, 3.00 GHz)

SPECrate®2017_fp_base = 416

SPECrate®2017_fp_peak = 420

CPU2017 License:	9019	**Test Date:**	Jun-2018
Test Sponsor:	Cisco Systems	**Hardware Availability:**	Aug-2017
Tested by:	Cisco Systems	**Software Availability:**	Mar-2018

Peak Optimization Flags (Continued)

503.bwaves_r: `-xCORE-AVX2 -ipo -O3 -no-prec-div -qopt-prefetch -ffinite-math-only -qopt-mem-layout-trans=3 -nostandard-realloc-lhs -align array32byte`

549.fotonik3d_r: `Same as 503.bwaves_r`

554.roms_r: `-prof-gen`(pass 1) `-prof-use`(pass 2) `-ipo -xCORE-AVX2 -O3 -no-prec-div -qopt-prefetch -ffinite-math-only -qopt-mem-layout-trans=3 -nostandard-realloc-lhs -align array32byte`

Benchmarks using both Fortran and C:
`-prof-gen`(pass 1) `-prof-use`(pass 2) `-ipo -xCORE-AVX2 -O3 -no-prec-div -qopt-prefetch -ffinite-math-only -qopt-mem-layout-trans=3 -nostandard-realloc-lhs -align array32byte`

Benchmarks using both C and C++:
`-prof-gen`(pass 1) `-prof-use`(pass 2) `-ipo -xCORE-AVX2 -O3 -no-prec-div -qopt-prefetch -ffinite-math-only -qopt-mem-layout-trans=3`

Benchmarks using Fortran, C, and C++:
`-prof-gen`(pass 1) `-prof-use`(pass 2) `-ipo -xCORE-AVX2 -O3 -no-prec-div -qopt-prefetch -ffinite-math-only -qopt-mem-layout-trans=3 -nostandard-realloc-lhs -align array32byte`

The flags files that were used to format this result can be browsed at
http://www.spec.org/cpu2017/flags/Intel-ic18.0-official-linux64.2018-06-13.html
http://www.spec.org/cpu2017/flags/Cisco-Platform-Settings-V1.2-revH.html

You can also download the XML flags sources by saving the following links:
http://www.spec.org/cpu2017/flags/Intel-ic18.0-official-linux64.2018-06-13.xml
http://www.spec.org/cpu2017/flags/Cisco-Platform-Settings-V1.2-revH.xml

For questions about this result, please contact the tester. For other inquiries, please contact info@spec.org.

Tested with SPEC CPU®2017 v1.0.2 on 2018-06-20 19:18:02-0400.
Report generated on 2019-12-13 19:20:24 by CPU2017 PDF formatter v6255.
Originally published on 2018-07-10.