Cisco Systems

Cisco UCS B480 M5 (Intel Xeon Gold 5120, 2.20 GHz)

<table>
<thead>
<tr>
<th>SPEC CPU2017 License: 9019</th>
<th>Test Date:</th>
<th>Jun-2018</th>
</tr>
</thead>
<tbody>
<tr>
<td>Test Sponsor:</td>
<td>Cisco Systems</td>
<td></td>
</tr>
<tr>
<td>Tested by:</td>
<td>Cisco Systems</td>
<td></td>
</tr>
<tr>
<td>Software Availability:</td>
<td>Mar-2018</td>
<td></td>
</tr>
<tr>
<td>Hardware Availability:</td>
<td>Aug-2017</td>
<td></td>
</tr>
</tbody>
</table>

### Threads

<table>
<thead>
<tr>
<th>Benchmark</th>
<th>Threads</th>
<th>SPECspeed®2017_int_base</th>
<th>SPECspeed®2017_int_peak</th>
</tr>
</thead>
<tbody>
<tr>
<td>perlbench_s</td>
<td>56</td>
<td>5.41</td>
<td>6.41</td>
</tr>
<tr>
<td>gcc_s</td>
<td>56</td>
<td>8.13</td>
<td>8.19</td>
</tr>
<tr>
<td>mcf_s</td>
<td>56</td>
<td>9.98</td>
<td>10.0</td>
</tr>
<tr>
<td>omnetpp_s</td>
<td>56</td>
<td>5.35</td>
<td>5.35</td>
</tr>
<tr>
<td>xalancbmk_s</td>
<td>56</td>
<td>8.26</td>
<td>8.81</td>
</tr>
<tr>
<td>x264_s</td>
<td>56</td>
<td>8.95</td>
<td>9.95</td>
</tr>
<tr>
<td>deepsjeng_s</td>
<td>56</td>
<td>4.46</td>
<td>4.42</td>
</tr>
<tr>
<td>leela_s</td>
<td>56</td>
<td>3.78</td>
<td>3.79</td>
</tr>
<tr>
<td>exchange2_s</td>
<td>56</td>
<td>11.4</td>
<td>11.4</td>
</tr>
<tr>
<td>xz_s</td>
<td>56</td>
<td>20.0</td>
<td>20.0</td>
</tr>
</tbody>
</table>

---

### Hardware

- **CPU Name:** Intel Xeon Gold 5120
- **Max MHz:** 3200
- **Nominal:** 2200
- **Enabled:** 56 cores, 4 chips
- **Orderable:** 2.4 Chips
- **Cache L1:** 32 KB I + 32 KB D on chip per core
- **Cache L2:** 1 MB I+D on chip per core
- **Cache L3:** 19.25 MB I+D on chip per chip
- **Other:** None
- **Memory:** 768 GB (48 x 16 GB 2Rx4 PC4-2666V-R, running at 2400)
- **Storage:** 1 x 240 GB M.2 SATA SSD
- **Other:** None

### Software

- **OS:** SUSE Linux Enterprise Server 12 SP2 (x86_64) 4.4.103-92.56-default
- **Compiler:** C/C++: Version 18.0.2.199 of Intel C/C++ Compiler for Linux;
  Fortran: Version 18.0.2.199 of Intel Fortran Compiler for Linux
- **Parallel:** Yes
- **Firmware:** Version 3.2.3c released Mar-2018
- **File System:** xfs
- **System State:** Run level 3 (multi-user)
- **Base Pointers:** 64-bit
- **Peak Pointers:** 32/64-bit
- **Other:** jemalloc: jemalloc memory allocator library V5.0.1;
- **Power Management:** --
Cisco Systems
Cisco UCS B480 M5 (Intel Xeon Gold 5120, 2.20 GHz)

SPEC CPU®2017 Integer Speed Result
Copyright 2017-2019 Standard Performance Evaluation Corporation

Cisco Systems
Cisco UCS B480 M5 (Intel Xeon Gold 5120, 2.20 GHz)

SPEC CPU®2017 Integer Speed Result
Copyright 2017-2019 Standard Performance Evaluation Corporation

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Tested by: Cisco Systems

Test Date: Jun-2018
Hardware Availability: Aug-2017
Software Availability: Mar-2018

Results Table

<table>
<thead>
<tr>
<th>Benchmark</th>
<th>Threads Seconds</th>
<th>Ratio</th>
<th>Seconds Ratio</th>
<th>Seconds Ratio</th>
<th>Threads Seconds</th>
<th>Ratio</th>
<th>Seconds Ratio</th>
<th>Seconds Ratio</th>
<th>Seconds Ratio</th>
<th>Seconds Ratio</th>
</tr>
</thead>
<tbody>
<tr>
<td>600.perlbench_s</td>
<td>56</td>
<td>327</td>
<td>3.5</td>
<td>331</td>
<td>5.37</td>
<td>328</td>
<td>5.41</td>
<td>327</td>
<td>5.37</td>
<td>328</td>
</tr>
<tr>
<td>602.gcc_s</td>
<td>56</td>
<td>490</td>
<td>8.1</td>
<td>488</td>
<td>8.17</td>
<td>492</td>
<td>8.10</td>
<td>490</td>
<td>8.12</td>
<td>486</td>
</tr>
<tr>
<td>605.mcf_s</td>
<td>56</td>
<td>473</td>
<td>9.98</td>
<td>477</td>
<td>9.89</td>
<td>472</td>
<td>9.99</td>
<td>471</td>
<td>10.0</td>
<td>471</td>
</tr>
<tr>
<td>620.omnetpp_s</td>
<td>56</td>
<td>334</td>
<td>4.88</td>
<td>300</td>
<td>5.44</td>
<td>305</td>
<td>5.35</td>
<td>305</td>
<td>5.35</td>
<td>296</td>
</tr>
<tr>
<td>623.xalanchmk_s</td>
<td>56</td>
<td>172</td>
<td>8.22</td>
<td>171</td>
<td>8.27</td>
<td>172</td>
<td>8.26</td>
<td>161</td>
<td>8.81</td>
<td>161</td>
</tr>
<tr>
<td>625.x264_s</td>
<td>56</td>
<td>177</td>
<td>9.96</td>
<td>177</td>
<td>9.95</td>
<td>178</td>
<td>9.93</td>
<td>177</td>
<td>9.96</td>
<td>177</td>
</tr>
<tr>
<td>631.deepsjeng_s</td>
<td>56</td>
<td>321</td>
<td>4.46</td>
<td>321</td>
<td>4.47</td>
<td>321</td>
<td>4.46</td>
<td>324</td>
<td>4.42</td>
<td>324</td>
</tr>
<tr>
<td>641.leela_s</td>
<td>56</td>
<td>451</td>
<td>3.78</td>
<td>451</td>
<td>3.78</td>
<td>451</td>
<td>3.78</td>
<td>450</td>
<td>3.79</td>
<td>450</td>
</tr>
<tr>
<td>648.exchange2_s</td>
<td>56</td>
<td>256</td>
<td>11.5</td>
<td>257</td>
<td>11.4</td>
<td>258</td>
<td>11.4</td>
<td>257</td>
<td>11.4</td>
<td>257</td>
</tr>
<tr>
<td>657.xz_s</td>
<td>56</td>
<td>309</td>
<td>20.0</td>
<td>313</td>
<td>19.8</td>
<td>309</td>
<td>20.0</td>
<td>308</td>
<td>20.0</td>
<td>306</td>
</tr>
</tbody>
</table>

SPECspeed®2017_int_base = 7.71
SPECspeed®2017_int_peak = 7.90

Results appear in the order in which they were run. Bold underlined text indicates a median measurement.

Operating System Notes
Stack size set to unlimited using "ulimit -s unlimited"

General Notes

Environment variables set by runcpu before the start of the run:
KMP_AFFINITY = "granularity=fine,compact"
LD_LIBRARY_PATH = "/home/cpu2017/lib/ia32:/home/cpu2017/lib/intel64:/home/cpu2017/je5.0.1-32:/home/cpu2017/je5.0.1-64"
OMP_STACKSIZE = "192M"

Binaries compiled on a system with 1x Intel Core i7-4790 CPU + 32GB RAM memory using Redhat Enterprise Linux 7.4
Transparent Huge Pages enabled by default
Prior to runcpu invocation
Filesystem page cache synced and cleared with:
    sync; echo 3> /proc/sys/vm/drop_caches
Yes: The test sponsor attests, as of date of publication, that CVE-2017-5754 (Meltdown) is mitigated in the system as tested and documented.
Yes: The test sponsor attests, as of date of publication, that CVE-2017-5753 (Spectre variant 1) is mitigated in the system as tested and documented.
Yes: The test sponsor attests, as of date of publication, that CVE-2017-5715 (Spectre variant 2) is mitigated in the system as tested and documented.

jemalloc: configured and built at default for 32bit (i686) and 64bit (x86_64) targets;
jemalloc: built with the RedHat Enterprise 7.4, and the system compiler gcc 4.8.5;
jemalloc: sources available from jemalloc.net or

(Continued on next page)
Cisco Systems
Cisco UCS B480 M5 (Intel Xeon Gold 5120, 2.20 GHz)

SPEC CPU®2017 Integer Speed Result

Copyright 2017-2019 Standard Performance Evaluation Corporation

SPECspeed®2017_int_base = 7.71
SPECspeed®2017_int_peak = 7.90

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Tested by: Cisco Systems

Test Date: Jun-2018
Hardware Availability: Aug-2017
Software Availability: Mar-2018

General Notes (Continued)


Platform Notes

BIOS Settings:
Intel HyperThreading Technology set to Disabled
CPU performance set to Enterprise
Power Performance Tuning set to OS Controls
SNC set to Disabled
Patrol Scrub set to Disabled
Sysinfo program /home/cpu2017/bin/sysinfo
Rev: r5797 of 2017-06-14 96c45e4568ad54c135fd618bcc091c0f
running on linux-xy4f Thu Jun 7 01:32:17 2018

SUT (System Under Test) info as seen by some common utilities.
For more information on this section, see
https://www.spec.org/cpu2017/Docs/config.html#sysinfo

From /proc/cpuinfo
model name : Intel(R) Xeon(R) Gold 5120 CPU @ 2.20GHz
4 "physical id"s (chips)
56 "processors"
cores, siblings (Caution: counting these is hw and system dependent. The following excerpts from /proc/cpuinfo might not be reliable. Use with caution.)
cpu cores : 14
siblings : 14
physical 0: cores 0 1 2 3 4 5 6 8 9 10 11 12 13 14
physical 1: cores 0 1 2 3 4 5 6 8 9 10 11 12 13 14
physical 2: cores 0 1 2 3 4 5 6 8 9 10 11 12 13 14
physical 3: cores 0 1 2 3 4 5 6 8 9 10 11 12 13 14

From lscpu:
Architecture: x86_64
CPU op-mode(s): 32-bit, 64-bit
Byte Order: Little Endian
CPU(s): 56
On-line CPU(s) list: 0-55
Thread(s) per core: 1
Core(s) per socket: 14
Socket(s): 4
NUMA node(s): 4
Vendor ID: GenuineIntel
CPU family: 6
Model: 85
Model name: Intel(R) Xeon(R) Gold 5120 CPU @ 2.20GHz
Stepping: 4

(Continued on next page)
Cisco Systems
Cisco UCS B480 M5 (Intel Xeon Gold 5120, 2.20 GHz)

**Platform Notes (Continued)**

```plaintext
CPU MHz: 1335.700
CPU max MHz: 3200.0000
CPU min MHz: 1000.0000
BogoMIPS: 4399.99
Virtualization: VT-x
L1d cache: 32K
L1i cache: 32K
L2 cache: 1024K
L3 cache: 19712K
NUMA node0 CPU(s): 0-13
NUMA node1 CPU(s): 14-27
NUMA node2 CPU(s): 28-41
NUMA node3 CPU(s): 42-55

Flags: fpu vme pse mce cx8 apic sep mtrr pge mca cmov
pat pse36 clflush dtc acpi mmx fxsr sse sse2 ss ht tm pbe syscall nx pdpe1gb rdtscp
lm constant_tsc art arch_perfmon pebs bts rep_good xtopology nonstop_tsc
aperfmperf eagerfpu pni pclmulqdq dtes64 monitor ds_cpl vmx smx est tm2 ssse3 sdbg
fma cx16 xtpr pdcm pcid dca sse4_1 sse4_2 x2apic movbe popcnt tsc_deadline_timer aes
xsave avx f16c rdrand lahf_lm abm 3dnowprefetch ida arat pbe syscall nx pdpe1gb rdtscp
dtherm hwp hwp_act_window hwp_epp hwp_pkg_req intel_pt spec_ctrl kaiser tpr_shadow
vmm flushenvt ept vpid fsgsbase tsc_adjust bmi1 hle avx2 smep bmi2 ermal invpcid
rtm cqm mpx avx512f avx512dq rdseed adx smap clflushopt clwb avx512cd avx512bw
avx512vl xsaveopt xsavec xgetbv1 cqm_llc cqm_occup_llc
```

/proc/cpuinfo cache data

cache size : 19712 KB

From numactl --hardware WARNING: a numactl 'node' might or might not correspond to a physical chip.

available: 4 nodes (0-3)
node 0 cpus: 0 1 2 3 4 5 6 7 8 9 10 11 12 13
node 0 size: 192088 MB
node 0 free: 191815 MB
node 1 cpus: 14 15 16 17 18 19 20 21 22 23 24 25 26 27
node 1 size: 193521 MB
node 1 free: 193328 MB
node 2 cpus: 28 29 30 31 32 33 34 35 36 37 38 39 40 41
node 2 size: 193521 MB
node 2 free: 193240 MB
node 3 cpus: 42 43 44 45 46 47 48 49 50 51 52 53 54 55
node 3 size: 193518 MB
node 3 free: 193283 MB
node distances:

total time: 3.30710 ns
node 0: 10 21 31 21
node 1: 21 10 21 31
node 2: 31 21 10 21
```

(Continued on next page)
# SPEC CPU®2017 Integer Speed Result

## Cisco Systems

**CPU2017 License:** 9019  
**Test Sponsor:** Cisco Systems  
**Tested by:** Cisco Systems

---

### SPECspeed®2017_int_base = 7.71

### SPECspeed®2017_int_peak = 7.90

---

### Platform Notes (Continued)

![SPEC logo]

---

### From /proc/meminfo

<table>
<thead>
<tr>
<th>MemTotal:</th>
<th>791193292 kB</th>
</tr>
</thead>
<tbody>
<tr>
<td>HugePages_Total:</td>
<td>0</td>
</tr>
<tr>
<td>Hugepagesize:</td>
<td>2048 kB</td>
</tr>
</tbody>
</table>

---

### From /etc/*release* /etc/*version*

<table>
<thead>
<tr>
<th>SuSE-release:</th>
<th>SUSE Linux Enterprise Server 12 (x86_64)</th>
</tr>
</thead>
<tbody>
<tr>
<td>VERSION = 12</td>
<td>PATCHLEVEL = 2</td>
</tr>
</tbody>
</table>

# This file is deprecated and will be removed in a future service pack or release.  
# Please check /etc/os-release for details about this release.

---

### os-release:

<table>
<thead>
<tr>
<th>NAME=&quot;SLES&quot;</th>
<th>VERSION=&quot;12-SP2&quot;</th>
<th>VERSION_ID=&quot;12.2&quot;</th>
<th>PRETTY_NAME=&quot;SUSE Linux Enterprise Server 12 SP2&quot;</th>
<th>ID=&quot;sles&quot;</th>
<th>ANSI_COLOR=&quot;0;32&quot;</th>
<th>CPE_NAME=&quot;cpe:/o:suse:sles:12:sp2&quot;</th>
</tr>
</thead>
</table>

```bash
uname -a:
Linux linux-xy4f 4.4.103-92.56-default #1 SMP Wed Dec 27 16:24:31 UTC 2017 (2fd2155)
x86_64 x86_64 x86_64 GNU/Linux
```

### run-level 3 Jan 3 05:01

- SPEC is set to: /home/cpu2017

### Filesystem Type Size Used Avail Use% Mounted on
- /dev/sda1 xfs 224G 68G 156G 31% /

---

Additional information from dmidecode follows. **WARNING:** Use caution when you interpret this section. The 'dmidecode' program reads system data which is "intended to allow hardware to be accurately determined", but the intent may not be met, as there are frequent changes to hardware, firmware, and the "DMTF SMBIOS" standard.

- BIOS Cisco Systems, Inc. B480M5.3.2.3c.0.0307181316 03/07/2018
- Memory:
  - 48x 0xCE00 M393A2G40EB2-CTD 16 GB 2 rank 2666, configured at 2400

...(End of data from sysinfo program)
Cisco Systems
Cisco UCS B480 M5 (Intel Xeon Gold 5120, 2.20 GHz)

SPEC CPU®2017 Integer Speed Result
Copyright 2017-2019 Standard Performance Evaluation Corporation

SPECspeed®2017_int_base = 7.71
SPECspeed®2017_int_peak = 7.90

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Tested by: Cisco Systems

Test Date: Jun-2018
Hardware Availability: Aug-2017
Software Availability: Mar-2018

Compiler Version Notes
==============================================================================
C       | 600.perlbench_s(base, peak) 602.gcc_s(base, peak) 605.mcf_s(base, peak) 625.x264_s(base, peak) 657.xz_s(base, peak)
------------------------------------------------------------------------------
icc (ICC) 18.0.2 20180210
Copyright (C) 1985-2018 Intel Corporation. All rights reserved.
------------------------------------------------------------------------------
==============================================================================
C++     | 620.omnetpp_s(base, peak) 623.xalancbmk_s(base, peak) 631.deepsjeng_s(base, peak) 641.leela_s(base, peak)
------------------------------------------------------------------------------
icpc (ICC) 18.0.2 20180210
Copyright (C) 1985-2018 Intel Corporation. All rights reserved.
------------------------------------------------------------------------------
==============================================================================
Fortran | 648.exchange2_s(base, peak)
------------------------------------------------------------------------------
ifort (IFORT) 18.0.2 20180210
Copyright (C) 1985-2018 Intel Corporation. All rights reserved.
------------------------------------------------------------------------------

Base Compiler Invocation
C benchmarks:
  icc -m64 -std=c11

C++ benchmarks:
  icpc -m64

Fortran benchmarks:
  ifort -m64

Base Portability Flags
600.perlbench_s: -DSPEC_LP64 -DSPEC_LINUX_X64
602.gcc_s: -DSPEC_LP64
605.mcf_s: -DSPEC_LP64
620.omnetpp_s: -DSPEC_LP64
623.xalancbmk_s: -DSPEC_LP64 -DSPEC_LINUX
625.x264_s: -DSPEC_LP64
631.deepsjeng_s: -DSPEC_LP64

(Continued on next page)
Cisco Systems
Cisco UCS B480 M5 (Intel Xeon Gold 5120, 2.20 GHz)

| SPECspeed®2017_int_base = 7.71 |
| SPECspeed®2017_int_peak = 7.90 |

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Tested by: Cisco Systems

**Base Portability Flags (Continued)**

- 641.leela_s: -DSPEC_LP64
- 648.exchange2_s: -DSPEC_LP64
- 657.xz_s: -DSPEC_LP64

**Base Optimization Flags**

C benchmarks:
- `-Wl,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div`
- `-qopt-mem-layout-trans=3 -qopenmp -DSPEC_OPENMP`
- `-L/home/cpu2017/je5.0.1-64/ -ljemalloc`

C++ benchmarks:
- `-Wl,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div`
- `-qopt-mem-layout-trans=3 -L/home/cpu2017/je5.0.1-64/ -ljemalloc`

Fortran benchmarks:
- `-Wl,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div`
- `-qopt-mem-layout-trans=3 -nostandard-realloc-lhs -align array32byte`
- `-L/home/cpu2017/je5.0.1-64/ -ljemalloc`

**Peak Compiler Invocation**

C benchmarks:
- `icc -m64 -std=c11`

C++ benchmarks (except as noted below):
- `icpc -m64`

- `icpc -m64`
- `-L/opt/intel/compilers_and_libraries_2018/linux/lib/ia32`

Fortran benchmarks:
- `ifort -m64`

**Peak Portability Flags**

- `600.perlbench_s: -DSPEC_LP64 -DSPEC_LINUX_X64`
- `602.gcc_s: -DSPEC_LP64`
- `605.mcf_s: -DSPEC_LP64`
- `620.omnetpp_s: -DSPEC_LP64`

(Continued on next page)
Cisco Systems
Cisco UCS B480 M5 (Intel Xeon Gold 5120, 2.20 GHz)

SPECspeed®2017_int_base = 7.71
SPECspeed®2017_int_peak = 7.90

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Tested by: Cisco Systems

Test Date: Jun-2018
Hardware Availability: Aug-2017
Software Availability: Mar-2018

Peak Portability Flags (Continued)

623.xalancbmk_s: -D_FILE_OFFSET_BITS=64 -DSPEC_LINUX
625.x264_s: -DSPEC_LP64
631.deepsjeng_s: -DSPEC_LP64
641.leela_s: -DSPEC_LP64
648.exchange2_s: -DSPEC_LP64
657.xz_s: -DSPEC_LP64

Peak Optimization Flags

C benchmarks:

600.perlbench_s: -Wl,-z,muldefs -prof-gen(pass 1) -prof-use(pass 2) -O2
-xCORE-AVX512 -qopt-mem-layout-trans=3 -ipo -O3
-no-prec-div -DSPEC_SUPPRESS_OPENMP -qopenmp
-DSPEC_OPENMP -fno-strict-overflow
-L/home/cpu2017/je5.0.1-64/ -ljemalloc

602.gcc_s: -Wl,-z,muldefs -prof-gen(pass 1) -prof-use(pass 2) -O2
-xCORE-AVX512 -qopt-mem-layout-trans=3 -ipo -O3
-no-prec-div -DSPEC_SUPPRESS_OPENMP -qopenmp
-DSPEC_OPENMP -L/home/cpu2017/je5.0.1-64/ -ljemalloc

605.mcf_s: -Wl,-z,muldefs -prof-gen(pass 1) -prof-use(pass 2) -ipo
-xCORE-AVX512 -O3 -no-prec-div -qopt-mem-layout-trans=3
-DSPEC_SUPPRESS_OPENMP -qopenmp -DSPEC_OPENMP
-L/home/cpu2017/je5.0.1-64/ -ljemalloc

625.x264_s: -Wl,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div
-qopt-mem-layout-trans=3 -qopenmp -DSPEC_OPENMP
-L/home/cpu2017/je5.0.1-64/ -ljemalloc

657.xz_s: Same as 602.gcc_s

C++ benchmarks:

620.omnetpp_s: -Wl,-z,muldefs -prof-gen(pass 1) -prof-use(pass 2) -ipo
-xCORE-AVX512 -O3 -no-prec-div -qopt-mem-layout-trans=3
-DSPEC_SUPPRESS_OPENMP -qopenmp -DSPEC_OPENMP
-L/home/cpu2017/je5.0.1-64/ -ljemalloc

623.xalancbmk_s: -Wl,-z,muldefs -prof-gen(pass 1) -prof-use(pass 2) -ipo
-xCORE-AVX512 -O3 -no-prec-div -qopt-mem-layout-trans=3
-DSPEC_SUPPRESS_OPENMP -qopenmp -DSPEC_OPENMP
-L/home/cpu2017/je5.0.1-32/ -ljemalloc

(Continued on next page)
Cisco Systems
Cisco UCS B480 M5 (Intel Xeon Gold 5120, 2.20 GHz)

SPECspeed®2017_int_base = 7.71
SPECspeed®2017_int_peak = 7.90

<table>
<thead>
<tr>
<th>CPU2017 License: 9019</th>
<th>Test Date:</th>
<th>Jun-2018</th>
</tr>
</thead>
<tbody>
<tr>
<td>Test Sponsor: Cisco Systems</td>
<td>Hardware Availability: Aug-2017</td>
<td></td>
</tr>
<tr>
<td>Tested by: Cisco Systems</td>
<td>Software Availability: Mar-2018</td>
<td></td>
</tr>
</tbody>
</table>

**Peak Optimization Flags (Continued)**

631.deepsjeng_s: Same as 620.omnetpp_s
641.leela_s: Same as 620.omnetpp_s

**Fortran benchmarks:**
-W1, -z, muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div
-qopt-mem-layout-trans=3 -nostandard-realloc-lhs -align array32byte
-L/home/cpu2017/je5.0.1-64/ -ljemalloc

The flags files that were used to format this result can be browsed at

You can also download the XML flags sources by saving the following links:
http://www.spec.org/cpu2017/flags/Cisco-Platform-Settings-V1.2-revH.xml

SPEC CPU and SPECspeed are registered trademarks of the Standard Performance Evaluation Corporation. All other brand and product names appearing in this result are trademarks or registered trademarks of their respective holders.

For questions about this result, please contact the tester. For other inquiries, please contact info@spec.org.

Tested with SPEC CPU®2017 v1.0.2 on 2018-06-07 01:32:16-0400.