## Cisco Systems

**Cisco UCS B480 M5 (Intel Xeon Platinum 8153, 2.00 GHz)**

<table>
<thead>
<tr>
<th>Test Date:</th>
<th>May-2018</th>
</tr>
</thead>
<tbody>
<tr>
<td>Test Sponsor:</td>
<td>Cisco Systems</td>
</tr>
<tr>
<td>Tested by:</td>
<td>Cisco Systems</td>
</tr>
<tr>
<td>Software Availability:</td>
<td>Mar-2018</td>
</tr>
<tr>
<td>Hardware Availability:</td>
<td>Aug-2017</td>
</tr>
</tbody>
</table>

### Hardware

- **CPU Name:** Intel Xeon Platinum 8153  
  - Max MHz: 2800  
  - Nominal: 2000  
  - Enabled: 64 cores, 4 chips  
  - Orderable: 2,4 Chips  
  - Cache L1: 32 KB I + 32 KB D on chip per core  
  - L2: 1 MB I+D on chip per core  
  - L3: 22 MB I+D on chip per chip  
  - Other: None  
  - Memory: 768 GB (48 x 16 GB 2Rx4 PC4-2666V-R)  
  - Storage: 1 x 600 GB SAS HDD, 10K RPM  
  - Other: None

### Software

- **OS:** SUSE Linux Enterprise Server 12 SP2 (x86_64)  
  - 4.4.103-92.56-default  
- **Compiler:**  
  - C/C++: Version 18.0.2.199 of Intel C/C++ Compiler for Linux;  
  - Fortran: Version 18.0.2.199 of Intel Fortran Compiler for Linux  
- **Parallel:** Yes  
- **Firmware:** Version 3.2.3c released Mar-2018  
- **File System:** xfs  
- **System State:** Run level 3 (multi-user)  
- **Base Pointers:** 64-bit  
- **Peak Pointers:** 32/64-bit  
- **Other:** jemalloc: jemalloc memory allocator library V5.0.1;  
- **Power Management:** --

### SPEC CPU2017 Integer Speed Result

<table>
<thead>
<tr>
<th>Benchmark</th>
<th>Threads</th>
<th>SPECspeed®2017_int_base</th>
<th>SPECspeed®2017_int_peak</th>
</tr>
</thead>
<tbody>
<tr>
<td>600.perlbench_s</td>
<td>64</td>
<td>7.60</td>
<td>7.16</td>
</tr>
<tr>
<td>602.gcc_s</td>
<td>64</td>
<td>9.14</td>
<td>6.97</td>
</tr>
<tr>
<td>605.mcf_s</td>
<td>64</td>
<td>7.38</td>
<td>6.97</td>
</tr>
<tr>
<td>620.omnetpp_s</td>
<td>64</td>
<td>4.99</td>
<td>6.97</td>
</tr>
<tr>
<td>623.xalancbmk_s</td>
<td>64</td>
<td>8.78</td>
<td>6.97</td>
</tr>
<tr>
<td>625.x264_s</td>
<td>64</td>
<td>4.04</td>
<td>6.97</td>
</tr>
<tr>
<td>631.deepsjeng_s</td>
<td>64</td>
<td>10.0</td>
<td>6.97</td>
</tr>
<tr>
<td>641.leela_s</td>
<td>64</td>
<td>10.0</td>
<td>6.97</td>
</tr>
<tr>
<td>648.exchange2_s</td>
<td>64</td>
<td>18.8</td>
<td>6.97</td>
</tr>
<tr>
<td>657.xz_s</td>
<td>64</td>
<td>18.9</td>
<td>6.97</td>
</tr>
</tbody>
</table>
## Cisco Systems

Cisco UCS B480 M5 (Intel Xeon Platinum 8153, 2.00 GHz)

**CPU2017 License:** 9019  
**Test Sponsor:** Cisco Systems  
**Tested by:** Cisco Systems  
**Hardware Availability:** Aug-2017  
**Software Availability:** Mar-2018  
**Test Date:** May-2018

### Results Table

<table>
<thead>
<tr>
<th>Benchmark</th>
<th>Threads</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Threads</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Seconds</th>
<th>Ratio</th>
</tr>
</thead>
<tbody>
<tr>
<td>600.perlbench_s</td>
<td>64</td>
<td>369</td>
<td>4.81</td>
<td>371</td>
<td>4.78</td>
<td>376</td>
<td>4.72</td>
<td>64</td>
<td>315</td>
<td>5.63</td>
<td>312</td>
<td>5.69</td>
<td>312</td>
<td>5.70</td>
</tr>
<tr>
<td>602.gcc_s</td>
<td>64</td>
<td>525</td>
<td>7.59</td>
<td>523</td>
<td>7.61</td>
<td>524</td>
<td>7.60</td>
<td>64</td>
<td>539</td>
<td>7.38</td>
<td>540</td>
<td>7.38</td>
<td>533</td>
<td>7.47</td>
</tr>
<tr>
<td>603.mcf_s</td>
<td>64</td>
<td>517</td>
<td>9.12</td>
<td>519</td>
<td>9.10</td>
<td>519</td>
<td>9.10</td>
<td>64</td>
<td>525</td>
<td>9.00</td>
<td>515</td>
<td>9.16</td>
<td>517</td>
<td>9.14</td>
</tr>
<tr>
<td>620.omnetpp_s</td>
<td>64</td>
<td>327</td>
<td><strong>4.99</strong></td>
<td>323</td>
<td>5.05</td>
<td>328</td>
<td>4.97</td>
<td>64</td>
<td>306</td>
<td><strong>5.33</strong></td>
<td>310</td>
<td>5.26</td>
<td>301</td>
<td>5.43</td>
</tr>
<tr>
<td>623.xalanchmk_s</td>
<td>64</td>
<td>196</td>
<td>7.23</td>
<td>192</td>
<td>7.39</td>
<td><strong>192</strong></td>
<td><strong>7.38</strong></td>
<td>64</td>
<td>182</td>
<td>7.80</td>
<td>188</td>
<td>7.52</td>
<td><strong>182</strong></td>
<td><strong>7.79</strong></td>
</tr>
<tr>
<td>625.x264_s</td>
<td>64</td>
<td>201</td>
<td>8.78</td>
<td><strong>201</strong></td>
<td><strong>8.78</strong></td>
<td>201</td>
<td>8.79</td>
<td>64</td>
<td>200</td>
<td>8.81</td>
<td><strong>201</strong></td>
<td><strong>8.79</strong></td>
<td>201</td>
<td>8.78</td>
</tr>
<tr>
<td>631.deepsjeng_s</td>
<td>64</td>
<td>355</td>
<td>4.03</td>
<td>355</td>
<td>4.04</td>
<td><strong>355</strong></td>
<td><strong>4.04</strong></td>
<td>64</td>
<td>358</td>
<td>4.00</td>
<td>359</td>
<td>3.99</td>
<td><strong>358</strong></td>
<td><strong>4.00</strong></td>
</tr>
<tr>
<td>641.leela_s</td>
<td>64</td>
<td>515</td>
<td>3.31</td>
<td>516</td>
<td><strong>3.31</strong></td>
<td>517</td>
<td>3.30</td>
<td>64</td>
<td>514</td>
<td><strong>3.32</strong></td>
<td>515</td>
<td>3.32</td>
<td>514</td>
<td>3.32</td>
</tr>
<tr>
<td>648.exchange2_s</td>
<td>64</td>
<td>293</td>
<td>10.0</td>
<td>294</td>
<td>9.99</td>
<td><strong>293</strong></td>
<td><strong>10.0</strong></td>
<td>64</td>
<td>293</td>
<td>10.0</td>
<td><strong>294</strong></td>
<td><strong>10.0</strong></td>
<td>295</td>
<td>9.98</td>
</tr>
<tr>
<td>657.xz_s</td>
<td>64</td>
<td>329</td>
<td>18.8</td>
<td><strong>329</strong></td>
<td><strong>18.8</strong></td>
<td>329</td>
<td>18.8</td>
<td>64</td>
<td>326</td>
<td>19.0</td>
<td><strong>326</strong></td>
<td><strong>18.9</strong></td>
<td>326</td>
<td>18.9</td>
</tr>
</tbody>
</table>

**SPECspeed®2017_int_base** = 6.97  
**SPECspeed®2017_int_peak** = 7.16

---

### Operating System Notes

Stack size set to unlimited using "ulimit -s unlimited"

---

### General Notes

Environment variables set by runcpu before the start of the run:

- **KMP_AFFINITY** = "granularity=fine,compact"
- **LD_LIBRARY_PATH** = "/home/cpu2017/lib/ia32;/home/cpu2017/lib/intel64;/home/cpu2017/je5.0.1-32;/home/cpu2017/je5.0.1-64"
- **OMP_STACKSIZE** = "192M"

Binaries compiled on a system with 1x Intel Core i7-4790 CPU + 32GB RAM memory using Redhat Enterprise Linux 7.4  
Transparent Huge Pages enabled by default  
Prior to runcpu invocation  
Filesystem page cache synced and cleared with:

```
    sync; echo 3 > /proc/sys/vm/drop_caches
```

Yes: The test sponsor attests, as of date of publication, that CVE-2017-5754 (Meltdown) is mitigated in the system as tested and documented.  
Yes: The test sponsor attests, as of date of publication, that CVE-2017-5753 (Spectre variant 1) is mitigated in the system as tested and documented.  
Yes: The test sponsor attests, as of date of publication, that CVE-2017-5715 (Spectre variant 2) is mitigated in the system as tested and documented.

jemalloc: configured and built at default for 32bit (i686) and 64bit (x86_64) targets;  
jemalloc: built with the RedHat Enterprise 7.4, and the system compiler gcc 4.8.5;  
jemalloc: sources avilable from jemalloc.net or

(Continued on next page)
## General Notes (Continued)


## Platform Notes

BIOS Settings:
- Intel HyperThreading Technology set to Disabled
- CPU performance set to Enterprise
- Power Performance Tuning set to OS Controls
- SNC set to Disabled
- Patrol Scrub set to Disabled

Sysinfo program `/home/cpu2017/bin/sysinfo`
- Rev: r5797 of 2017-06-14 96c45e4568ad54c135fd618bce091c0f
- running on linux-xy4f Mon May 28 02:34:02 2018

SUT (System Under Test) info as seen by some common utilities.
For more information on this section, see https://www.spec.org/cpu2017/Docs/config.html#sysinfo

From `/proc/cpuinfo`
- model name : Intel(R) Xeon(R) Platinum 8153 CPU @ 2.00GHz
- 4 "physical id"s (chips)
- 64 "processors"
- cores, siblings (Caution: counting these is hw and system dependent. The following excerpts from `/proc/cpuinfo` might not be reliable. Use with caution.)
  - cpu cores : 16
  - siblings : 16
  - physical 0: cores 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15
  - physical 1: cores 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15
  - physical 2: cores 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15
  - physical 3: cores 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15

From `lscpu`:
- Architecture: x86_64
- CPU op-mode(s): 32-bit, 64-bit
- Byte Order: Little Endian
- CPU(s): 64
- On-line CPU(s) list: 0-63
- Thread(s) per core: 1
- Core(s) per socket: 16
- Socket(s): 4
- NUMA node(s): 4
- Vendor ID: GenuineIntel
- CPU family: 6
- Model: 85
- Model name: Intel(R) Xeon(R) Platinum 8153 CPU @ 2.00GHz
- Stepping: 4

(Continued on next page)
Cisco Systems
Cisco UCS B480 M5 (Intel Xeon Platinum 8153, 2.00 GHz)

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Tested by: Cisco Systems

Test Date: May-2018
Hardware Availability: Aug-2017
Software Availability: Mar-2018

SPECCPU®2017 Integer Speed Result

SPECspeed®2017_int_base = 6.97
SPECspeed®2017_int_peak = 7.16

Platform Notes (Continued)

CPU MHz: 1050.762
CPU max MHz: 2800.0000
CPU min MHz: 1000.0000
BogoMIPS: 4000.00
Virtualization: VT-x
L1d cache: 32K
L1i cache: 32K
L2 cache: 1024K
L3 cache: 22528K
NUMA node0 CPU(s): 0-15
NUMA node1 CPU(s): 16-31
NUMA node2 CPU(s): 32-47
NUMA node3 CPU(s): 48-63
Flags: fpu vme de pse tsc msr pae mce cmov pat pse36/clflush dts acpi mmx fxsr sse sse2 ss ht tm pbe syscall nx pdpe1gb rdtscp lm constant_tsc arch_perfmon pebs bts rep_good ntopology nonstop_tsc aperfmperf eagerfpu pni pclmulqdq dtes64 monitor ds_cpl vmx smx est tm2 ssse3 sdbg fma cx16 xtpr pdcm pcid dca sse4_1 sse4_2 x2apic movbe popcnt tsc_deadline_timer aes xsave avx1 f16c rdrand lahf_lm abm 3dnowprefetch ida arat epb invpcid_single p inne hw wwp_act_window wwp_epp wwp_pkg_req intel_pt spec_ctrl kaiser tpr_shadow vmi fldx prior smp_tsc_adj bmsi hle avx2 smep bmi2 4rms invpcid rtm cmq mpx avx512f avx512dq rdseed adx smap clflushopt clwb avx512cd avx512bw avx512vl xsaveopt xsavec xgetbv1 cqm_11c cqm_occup_llc

/proc/cpuinfo cache data
  size: 22528 KB

From numactl --hardware WARNING: a numactl 'node' might or might not correspond to a physical chip.
  available: 4 nodes (0-3)
    node 0 cpus: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15
    node 0 size: 192088 MB
    node 0 free: 191833 MB
    node 1 cpus: 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31
    node 1 size: 193521 MB
    node 1 free: 193189 MB
    node 2 cpus: 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47
    node 2 size: 193521 MB
    node 2 free: 193314 MB
    node 3 cpus: 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63
    node 3 size: 193518 MB
    node 3 free: 193308 MB
    node distances:
      node 0 1 2 3
      0: 10 21 21 21
      1: 21 10 21 21
      2: 21 21 10 21

(Continued on next page)
### Platform Notes (Continued)

3: 21 21 21 10

From /proc/meminfo
- MemTotal: 791193260 kB
- HugePages_Total: 0
- Hugepagesize: 2048 kB

From /etc/*release* /etc/*version*

- SuSE-release:
  - SUSE Linux Enterprise Server 12 (x86_64)
  - VERSION = 12
  - PATCHLEVEL = 2
  - # This file is deprecated and will be removed in a future service pack or release.
  - # Please check /etc/os-release for details about this release.

- os-release:
  - NAME="SLES"
  - VERSION="12-SP2"
  - VERSION_ID="12.2"
  - PRETTY_NAME="SUSE Linux Enterprise Server 12 SP2"
  - ID="sles"
  - ANSI_COLOR="0;32"
  - CPE_NAME="cpe:/o:suse:sles:12:sp2"

uname -a:
- Linux linux-xy4f 4.4.103-92.56-default #1 SMP Wed Dec 27 16:24:31 UTC 2017 (2fd2155)
  x86_64 x86_64 x86_64 GNU/Linux

run-level 3 Jan 3 01:39

SPEC is set to: /home/cpu2017

<table>
<thead>
<tr>
<th>Filesystem</th>
<th>Type</th>
<th>Size</th>
<th>Used</th>
<th>Avail</th>
<th>Use%</th>
<th>Mounted on</th>
</tr>
</thead>
<tbody>
<tr>
<td>/dev/sda1</td>
<td>xfs</td>
<td>224G</td>
<td>68G</td>
<td>156G</td>
<td>31%</td>
<td>/</td>
</tr>
</tbody>
</table>

Additional information from dmidecode follows. WARNING: Use caution when you interpret this section. The 'dmidecode' program reads system data which is "intended to allow hardware to be accurately determined", but the intent may not be met, as there are frequent changes to hardware, firmware, and the "DMTF SMBIOS" standard.

- BIOS Cisco Systems, Inc. B480M5.3.2.3c.0.0307181316 03/07/2018
- Memory:
  - 48x 0xCE00 M393A2G40EB2-CTD 16 GB 2 rank 2666

(End of data from sysinfo program)
Cisco Systems
Cisco UCS B480 M5 (Intel Xeon Platinum 8153, 2.00 GHz)

Cisco Systems

**SPEC CPU®2017 Integer Speed Result**

<table>
<thead>
<tr>
<th>CPU2017 License:</th>
<th>9019</th>
</tr>
</thead>
<tbody>
<tr>
<td>Test Sponsor:</td>
<td>Cisco Systems</td>
</tr>
<tr>
<td>Tested by:</td>
<td>Cisco Systems</td>
</tr>
</tbody>
</table>

**SPECspeed®2017_int_base = 6.97**

**SPECspeed®2017_int_peak = 7.16**

---

**Compiler Version Notes**

```plaintext
C       | 600.perlbench_s(base, peak) 602.gcc_s(base, peak) 605.mcf_s(base, peak) 625.x264_s(base, peak) 657.xz_s(base, peak)

icc (ICC) 18.0.2 20180210
Copyright (C) 1985-2018 Intel Corporation. All rights reserved.

---

C++     | 620.omnetpp_s(base, peak) 623.xalancbmk_s(base, peak) 631.deepsjeng_s(base, peak) 641.leela_s(base, peak)

icpc (ICC) 18.0.2 20180210
Copyright (C) 1985-2018 Intel Corporation. All rights reserved.

---

Fortran | 648.exchange2_s(base, peak)

ifort (IFORT) 18.0.2 20180210
Copyright (C) 1985-2018 Intel Corporation. All rights reserved.
```

---

**Base Compiler Invocation**

C benchmarks:
```plaintext
icc -m64 -std=c11
```

C++ benchmarks:
```plaintext
icpc -m64
```

Fortran benchmarks:
```plaintext
ifort -m64
```

---

**Base Portability Flags**

```plaintext
600.perlbench_s: -DSPEC_LP64 -DSPEC_LINUX_X64
602.gcc_s: -DSPEC_LP64
605.mcf_s: -DSPEC_LP64
620.omnetpp_s: -DSPEC_LP64
623.xalancbmk_s: -DSPEC_LP64 -DSPEC_LINUX
625.x264_s: -DSPEC_LP64
631.deepsjeng_s: -DSPEC_LP64
```
Cisco Systems  
Cisco UCS B480 M5 (Intel Xeon Platinum 8153, 2.00 GHz)  

SPECspeed®2017_int_base = 6.97  
SPECspeed®2017_int_peak = 7.16

CPU2017 License: 9019  
Test Sponsor: Cisco Systems  
Tested by: Cisco Systems  
Test Date: May-2018  
Hardware Availability: Aug-2017  
Software Availability: Mar-2018

Base Portability Flags (Continued)

641.leela_s: -DSPEC_LP64  
648.exchange2_s: -DSPEC_LP64  
657.xz_s: -DSPEC_LP64

Base Optimization Flags

C benchmarks:
-Wl,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div  
-qopt-mem-layout-trans=3 -qopenmp -DSPEC_OPENMP  
-L/home/cpu2017/je5.0.1-64/ -ljemalloc

C++ benchmarks:
-Wl,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div  
-qopt-mem-layout-trans=3 -L/home/cpu2017/je5.0.1-64/ -ljemalloc

Fortran benchmarks:
-Wl,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div  
-qopt-mem-layout-trans=3 -nostandard-realloc-lhs -align array32byte  
-L/home/cpu2017/je5.0.1-64/ -ljemalloc

Peak Compiler Invocation

C benchmarks:
icc -m64 -std=c11

C++ benchmarks (except as noted below):
icpc -m64

623.xalancbmk_s: icpc -m32 -L/opt/intel/compilers_and_libraries_2018/linux/lib/ia32

Fortran benchmarks:
ifort -m64

Peak Portability Flags

600.perlbench_s: -DSPEC_LP64 -DSPEC_LINUX_X64  
602.gcc_s: -DSPEC_LP64  
605.mcf_s: -DSPEC_LP64  
620.omnetpp_s: -DSPEC_LP64

(Continued on next page)
Cisco Systems
Cisco UCS B480 M5 (Intel Xeon Platinum 8153, 2.00 GHz)

<table>
<thead>
<tr>
<th>CPU2017 License: 9019</th>
<th>Test Date: May-2018</th>
</tr>
</thead>
<tbody>
<tr>
<td>Test Sponsor: Cisco Systems</td>
<td>Hardware Availability: Aug-2017</td>
</tr>
<tr>
<td>Tested by: Cisco Systems</td>
<td>Software Availability: Mar-2018</td>
</tr>
</tbody>
</table>

**SPEC CPU®2017 Integer Speed Result**

| SPECspeed®2017_int_base = 6.97 |
| SPECspeed®2017_int_peak = 7.16 |

---

**Peak Portability Flags (Continued)**

- 623.xalancbmk_s: `-D_FILE_OFFSET_BITS=64` `-DSPEC_LINUX`
- 625.x264_s: `-DSPEC_LP64`
- 631.deepsjeng_s: `-DSPEC_LP64`
- 641.leela_s: `-DSPEC_LP64`
- 648.exchange2_s: `-DSPEC_LP64`
- 657.xz_s: `-DSPEC_LP64`

---

**Peak Optimization Flags**

C benchmarks:

- 600.perlbench_s: `-Wl,-z,muldefs` `-prof-gen(pass 1)` `-prof-use(pass 2)` `-O2` `-xCORE-AVX512` `-qopt-mem-layout-trans=3` `-ipo` `-O3` `-no-prec-div` `-DSPEC_SUPPRESS_OPENMP` `-qopenmp` `-DSPEC_OPENMP` `-fno-strict-overflow` `-L/home/cpu2017/je5.0.1-64/` `-ljemalloc`

- 602.gcc_s: `-Wl,-z,muldefs` `-prof-gen(pass 1)` `-prof-use(pass 2)` `-O2` `-xCORE-AVX512` `-qopt-mem-layout-trans=3` `-ipo` `-O3` `-no-prec-div` `-DSPEC_SUPPRESS_OPENMP` `-qopenmp` `-DSPEC_OPENMP` `-L/home/cpu2017/je5.0.1-64/` `-ljemalloc`

- 605.mcf_s: `-Wl,-z,muldefs` `-prof-gen(pass 1)` `-prof-use(pass 2)` `-ipo` `-xCORE-AVX512` `-qopt-mem-layout-trans=3` `-no-prec-div` `-qopt-mem-layout-trans=3` `-qopenmp` `-DSPEC_SUPPRESS_OPENMP` `-DSPEC_OPENMP` `-L/home/cpu2017/je5.0.1-64/` `-ljemalloc`

- 625.x264_s: `-Wl,-z,muldefs` `-xCORE-AVX512` `-ipo` `-O3` `-no-prec-div` `-qopt-mem-layout-trans=3` `-qopenmp` `-DSPEC_OPENMP` `-L/home/cpu2017/je5.0.1-64/` `-ljemalloc`

- 657.xz_s: Same as 602.gcc_s

C++ benchmarks:

- 620.omnetpp_s: `-Wl,-z,muldefs` `-prof-gen(pass 1)` `-prof-use(pass 2)` `-ipo` `-xCORE-AVX512` `-qopt-mem-layout-trans=3` `-DSPEC_SUPPRESS_OPENMP` `-qopenmp` `-DSPEC_OPENMP` `-L/home/cpu2017/je5.0.1-64/` `-ljemalloc`

- 623.xalancbmk_s: `-Wl,-z,muldefs` `-prof-gen(pass 1)` `-prof-use(pass 2)` `-ipo` `-xCORE-AVX512` `-qopt-mem-layout-trans=3` `-DSPEC_SUPPRESS_OPENMP` `-qopenmp` `-DSPEC_OPENMP` `-L/home/cpu2017/je5.0.1-32/` `-ljemalloc`

(Continued on next page)
Cisco Systems
Cisco UCS B480 M5 (Intel Xeon Platinum 8153, 2.00 GHz)

<table>
<thead>
<tr>
<th>SPECspeed®2017_int_base</th>
<th>6.97</th>
</tr>
</thead>
<tbody>
<tr>
<td>SPECspeed®2017_int_peak</td>
<td>7.16</td>
</tr>
</tbody>
</table>

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Tested by: Cisco Systems

Test Date: May-2018
Hardware Availability: Aug-2017
Software Availability: Mar-2018

Peak Optimization Flags (Continued)

631.deepsjeng_s: Same as 620.omnetpp_s
641.leela_s: Same as 620.omnetpp_s

Fortran benchmarks:
-W1,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div
-qopt-mem-layout-trans=3 -nostandard-realloc-lhs -align array32byte
-L/home/cpu2017/je5.0.1-64/ -ljemalloc

The flags files that were used to format this result can be browsed at

You can also download the XML flags sources by saving the following links:
http://www.spec.org/cpu2017/flags/Cisco-Platform-Settings-V1.2-revH.xml

SPEC CPU and SPECspeed are registered trademarks of the Standard Performance Evaluation Corporation. All other brand and product names appearing in this result are trademarks or registered trademarks of their respective holders.

For questions about this result, please contact the tester. For other inquiries, please contact info@spec.org.

Tested with SPEC CPU®2017 v1.0.2 on 2018-05-28 02:34:02-0400.
Originally published on 2018-06-12.