# SPEC CPU® 2017 Integer Speed Result

## Cisco Systems

Cisco UCS C220 M5 (Intel Xeon Gold 6134, 3.20 GHz)

<table>
<thead>
<tr>
<th>SPEC®2017_int_base</th>
<th>SPEC®2017_int_peak</th>
</tr>
</thead>
<tbody>
<tr>
<td>8.77</td>
<td>9.08</td>
</tr>
</tbody>
</table>

### Hardware

- **CPU Name:** Intel Xeon Gold 6134
- **Max MHz:** 3700
- **Nominal:** 3200
- **Enabled:** 16 cores, 2 chips
- **Orderable:** 1.2 Chips
- **Cache L1:** 32 KB I + 32 KB D on chip per core
- **Cache L2:** 1 MB I+D on chip per core
- **Cache L3:** 24.75 MB I+D on chip per chip
- **Other:** None
- **Memory:** 384 GB (24 x 16 GB 2Rx4 PC4-2666V-R)
- **Storage:** 1 x 600 GB SAS HDD, 10K RPM
- **Other:** None

### Software

- **OS:** SUSE Linux Enterprise Server 12 SP2 (x86_64)
- **Compiler:** C/C++: Version 18.0.0.128 of Intel C/C++ Compiler for Linux;
  Fortran: Version 18.0.0.128 of Intel Fortran Compiler for Linux
- **Parallel:** Yes
- **Firmware:** Version 3.1.1d released Jun-2017
- **File System:** xfs
- **System State:** Run level 3 (multi-user)
- **Base Pointers:** 64-bit
- **Peak Pointers:** 32/64-bit
- **Other:** jemalloc: jemalloc memory allocator library V5.0.1;
  jemalloc: configured and built at default for 32bit (i686) and 64bit (x86_64) targets;
  jemalloc: built with the RedHat Enterprise 7.4, and the system compiler gcc 4.8.5;
  jemalloc: sources avalible from jemalloc.net or releases
- **Power Management:** --

### Test Information

- **CPU2017 License:** 9019
- **Test Sponsor:** Cisco Systems
- **Tested by:** Cisco Systems
- **Test Date:** Dec-2017
- **Hardware Availability:** Aug-2017
- **Software Availability:** Sep-2017

### Benchmarks

<table>
<thead>
<tr>
<th>Benchmark</th>
<th>Threads</th>
<th>SPECspeed®2017_int_base</th>
<th>SPECspeed®2017_int_peak</th>
</tr>
</thead>
<tbody>
<tr>
<td>perlbench</td>
<td></td>
<td>8.20</td>
<td>9.39</td>
</tr>
<tr>
<td>gcc</td>
<td>16</td>
<td>5.97</td>
<td>6.59</td>
</tr>
<tr>
<td>mcf</td>
<td>16</td>
<td>6.51</td>
<td>7.11</td>
</tr>
<tr>
<td>omnetpp</td>
<td>16</td>
<td>6.55</td>
<td>7.11</td>
</tr>
<tr>
<td>xalancbmk</td>
<td>16</td>
<td>9.19</td>
<td>10.0</td>
</tr>
<tr>
<td>x264</td>
<td>16</td>
<td>5.07</td>
<td>5.35</td>
</tr>
<tr>
<td>deepsjeng</td>
<td>16</td>
<td>8.65</td>
<td>8.65</td>
</tr>
<tr>
<td>leela</td>
<td>16</td>
<td>4.33</td>
<td>4.35</td>
</tr>
<tr>
<td>exchange2</td>
<td>16</td>
<td>13.3</td>
<td>13.4</td>
</tr>
<tr>
<td>xz</td>
<td>16</td>
<td>20.2</td>
<td>20.5</td>
</tr>
</tbody>
</table>
## SPEC CPU®2017 Integer Speed Result

**Cisco Systems**  
Cisco UCS C220 M5 (Intel Xeon Gold 6134, 3.20 GHz)

<table>
<thead>
<tr>
<th>CPU2017 License:</th>
<th>9019</th>
<th>Test Sponsor:</th>
<th>Cisco Systems</th>
<th>Tested by:</th>
<th>Cisco Systems</th>
</tr>
</thead>
<tbody>
<tr>
<td>Test Date:</td>
<td>Dec-2017</td>
<td>Hardware Availability:</td>
<td>Aug-2017</td>
<td>Software Availability:</td>
<td>Sep-2017</td>
</tr>
</tbody>
</table>

### Results Table

<table>
<thead>
<tr>
<th>Benchmark</th>
<th>Threads</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Threads</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Seconds</th>
<th>Ratio</th>
</tr>
</thead>
<tbody>
<tr>
<td>600.perlbench_s</td>
<td>16</td>
<td>286</td>
<td>6.22</td>
<td>286</td>
<td>6.20</td>
<td>287</td>
<td>6.19</td>
<td>16</td>
<td>239</td>
<td>7.42</td>
<td>241</td>
<td>7.37</td>
<td>239</td>
<td>7.41</td>
</tr>
<tr>
<td>605.mcf_s</td>
<td>16</td>
<td>433</td>
<td>10.9</td>
<td>437</td>
<td>10.8</td>
<td>432</td>
<td>10.9</td>
<td>16</td>
<td>428</td>
<td>11.0</td>
<td>430</td>
<td>11.0</td>
<td>425</td>
<td>11.1</td>
</tr>
<tr>
<td>623.xalanchmk_s</td>
<td>16</td>
<td>154</td>
<td>9.19</td>
<td>156</td>
<td>9.08</td>
<td>154</td>
<td>9.23</td>
<td>16</td>
<td>142</td>
<td><strong>10.0</strong></td>
<td>142</td>
<td><strong>10.0</strong></td>
<td>141</td>
<td><strong>10.0</strong></td>
</tr>
<tr>
<td>625.x264_s</td>
<td>16</td>
<td>150</td>
<td>11.8</td>
<td>150</td>
<td>11.8</td>
<td>150</td>
<td>11.8</td>
<td>16</td>
<td>150</td>
<td>11.7</td>
<td>150</td>
<td>11.8</td>
<td><strong>150</strong></td>
<td><strong>11.8</strong></td>
</tr>
<tr>
<td>631.deepsjeng_s</td>
<td>16</td>
<td>283</td>
<td>5.07</td>
<td>283</td>
<td>5.07</td>
<td>283</td>
<td><strong>5.07</strong></td>
<td>16</td>
<td>284</td>
<td>5.05</td>
<td><strong>284</strong></td>
<td><strong>5.05</strong></td>
<td>284</td>
<td>5.04</td>
</tr>
<tr>
<td>641.leela_s</td>
<td>16</td>
<td>394</td>
<td>4.33</td>
<td>394</td>
<td>4.33</td>
<td>394</td>
<td><strong>4.33</strong></td>
<td>16</td>
<td>392</td>
<td><strong>4.35</strong></td>
<td>392</td>
<td><strong>4.35</strong></td>
<td>393</td>
<td>4.34</td>
</tr>
<tr>
<td>648.exchange2_s</td>
<td>16</td>
<td>220</td>
<td>13.3</td>
<td>219</td>
<td>13.4</td>
<td>221</td>
<td>13.3</td>
<td>16</td>
<td>220</td>
<td><strong>13.4</strong></td>
<td>221</td>
<td><strong>13.4</strong></td>
<td>220</td>
<td><strong>13.4</strong></td>
</tr>
<tr>
<td>657.xz_s</td>
<td>16</td>
<td>304</td>
<td>20.3</td>
<td>306</td>
<td>20.2</td>
<td><strong>306</strong></td>
<td><strong>20.2</strong></td>
<td>16</td>
<td>301</td>
<td>20.5</td>
<td>301</td>
<td>20.5</td>
<td><strong>301</strong></td>
<td><strong>20.5</strong></td>
</tr>
</tbody>
</table>

**SPECspeed®2017_int_base = 8.77**  
**SPECspeed®2017_int_peak = 9.08**

Results appear in the order in which they were run. Bold underlined text indicates a median measurement.

### Operating System Notes

Stack size set to unlimited using "ulimit -s unlimited"

### General Notes

Environment variables set by runcpu before the start of the run:

```
KMP_AFFINITY = "granularity=fine,scatter"
LD_LIBRARY_PATH = "/home/cpu2017/lib/ia32:/home/cpu2017/lib/intel64:/home/cpu2017/je5.0.1-32:/home/cpu2017/je5.0.1-64"
OMP_STACKSIZE = "192M"
```

Binaries compiled on a system with 1x Intel Core i7-4790 CPU + 32GB RAM memory using Redhat Enterprise Linux 7.4

Transparent Huge Pages enabled by default

Prior to runcpu invocation

Filesystem page cache synced and cleared with:
```
sync; echo 3 > /proc/sys/vm/drop_caches
```

No: The test sponsor attests, as of date of publication, that CVE-2017-5754 (Meltdown) is mitigated in the system as tested and documented.

No: The test sponsor attests, as of date of publication, that CVE-2017-5753 (Spectre variant 1) is mitigated in the system as tested and documented.

No: The test sponsor attests, as of date of publication, that CVE-2017-5715 (Spectre variant 2) is mitigated in the system as tested and documented.

This benchmark result is intended to provide perspective on past performance using the historical hardware and/or software described on this result page.

The system as described on this result page was formerly

(Continued on next page)
Cisco UCS C220 M5 (Intel Xeon Gold 6134, 3.20 GHz)

**SPEC CPU®2017 Integer Speed Result**

<table>
<thead>
<tr>
<th>CPU2017 License:</th>
<th>9019</th>
<th>Test Date:</th>
<th>Dec-2017</th>
</tr>
</thead>
<tbody>
<tr>
<td>Test Sponsor:</td>
<td>Cisco Systems</td>
<td>Hardware Availability:</td>
<td>Aug-2017</td>
</tr>
<tr>
<td>Tested by:</td>
<td>Cisco Systems</td>
<td>Software Availability:</td>
<td>Sep-2017</td>
</tr>
</tbody>
</table>

**General Notes (Continued)**

Generally available. At the time of this publication, it may not be shipping, and/or may not be supported, and/or may fail to meet other tests of General Availability described in the SPEC OSG Policy document, [http://www.spec.org/osg/policy.html](http://www.spec.org/osg/policy.html)

This measured result may not be representative of the result that would be measured were this benchmark run with hardware and software available as of the publication date.

**Platform Notes**

BIOS Settings:
- Intel HyperThreading Technology set to Disabled
- CPU performance set to Enterprise
- Power Performance Tuning set to OS Controls
- SNC set to Disabled
- Patrol Scrub set to Disabled
- Sysinfo program /home/cpu2017/bin/sysinfo
- Rev: r5797 of 2017-06-14 96c45e4568ad54c135fd618b09c0f
  running on linux-3joc Thu Dec 21 19:37:59 2017

SUT (System Under Test) info as seen by some common utilities. For more information on this section, see [https://www.spec.org/cpu2017/Docs/config.html#sysinfo](https://www.spec.org/cpu2017/Docs/config.html#sysinfo)

From /proc/cpuinfo
- model name: Intel(R) Xeon(R) Gold 6134 CPU @ 3.20GHz
  - 2 "physical id"s (chips)
  - 16 "processors"
- cores, siblings (Caution: counting these is hw and system dependent. The following excerpts from /proc/cpuinfo might not be reliable. Use with caution.)
  - cpu cores: 8
  - siblings: 8
  - physical 0: cores 0 1 2 3 4 10 19 24
  - physical 1: cores 0 2 3 4 16 19 25 26

From lscpu:
- Architecture: x86_64
- CPU op-mode(s): 32-bit, 64-bit
- Byte Order: Little Endian
- CPU(s): 16
- On-line CPU(s) list: 0-15
- Thread(s) per core: 1
- Core(s) per socket: 8
- Socket(s): 2

(Continued on next page)
Platform Notes (Continued)

NUMA node(s): 2
Vendor ID: GenuineIntel
CPU family: 6
Model: 85
Model name: Intel(R) Xeon(R) Gold 6134 CPU @ 3.20GHz
Stepping: 4
CPU MHz: 2482.433
CPU max MHz: 3700.000
CPU min MHz: 1200.0000
BogoMIPS: 6385.00
Virtualization: VT-x
L1d cache: 32K
L1i cache: 32K
L2 cache: 1024K
L3 cache: 25344K
NUMA node0 CPU(s): 0-7
NUMA node1 CPU(s): 8-15
Flags: fpu vme de pse tsc msr pae mca cmov pat pse36 clflush dts acpi mmx fxsr sse sse2 ss ht tm pbe syscall nx pdpe1gb rdtscp lm constant_tsc arch_perfmon pebs bts rep_good nopl xtopology nonstop_tsc aperfmpref eagerfpu pni pclmulqdq dtes64 monitor ds_cpl vmx smx est tm2 ssse3 sdbg fma cx16 xtpr pdcm pcd dca sse4_1 sse4_2 x2apic movbe popcnt tsc_deadline_timer aes xsave avx f16c rdrand lahf_lm abm 3dnowprefetch ida arat epb pln pts dtherm hwlp_act_window hwlp_epp hwlp_pkg_req intel_pt tpr_shadow vnmi flexpriority ept vpid fsgsbase tsc_adjust bmi1 hle avx2 smep bmi2 3dnow invpcid rtm cqm mpxavax512f avx512dq rdseed adx smap clflushopt clwb avx512cd avx512bw avx512vl xsaveopt xsavec xgetbv1 cqm_1llc cqm_occup_llc

/proc/cpuinfo cache data
  cache size : 25344 KB

From numactl --hardware WARNING: a numactl 'node' might or might not correspond to a physical chip.
  available: 2 nodes (0-1)
  node 0 cpus: 0 1 2 3 4 5 6 7
  node 0 size: 192091 MB
  node 0 free: 191404 MB
  node 1 cpus: 8 9 10 11 12 13 14 15
  node 1 size: 193518 MB
  node 1 free: 192918 MB
  node distances:
    node 0 1
    0: 10 21
    1: 21 10

From /proc/meminfo
  MemTotal: 394864824 KB

(Continued on next page)
Cisco Systems

Cisco UCS C220 M5 (Intel Xeon Gold 6134, 3.20 GHz)

SPECspeed®2017_int_base = 8.77
SPECspeed®2017_int_peak = 9.08

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Tested by: Cisco Systems

Platform Notes (Continued)

HugePages_Total:       0
Hugepagesize:       2048 kB

/usr/bin/lsb_release -d
SUSE Linux Enterprise Server 12 SP2

From /etc/*release* /etc/*version*
SuSE-release:
  SUSE Linux Enterprise Server 12 (x86_64)
  VERSION = 12
  PATCHLEVEL = 2
  # This file is deprecated and will be removed in a future service pack or release.
  # Please check /etc/os-release for details about this release.
os-release:
  NAME="SLES"
  VERSION="12-SP2"
  VERSION_ID="12.2"
  PRETTY_NAME="SUSE Linux Enterprise Server 12 SP2"
  ID="sles"
  ANSI_COLOR="0;32"
  CPE_NAME="cpe:/o:suse:sles:12:sp2"

uname -a:
  Linux linux-3joc 4.4.21-69-default #1 SMP Tue Oct 25 10:58:20 UTC 2016 (9464f67)
x86_64 x86_64 x86_64 GNU/Linux

run-level 3 Dec 21 05:59

SPEC is set to: /home/cpu2017

Filesystem     Type  Size  Used Avail Use% Mounted on
/dev/sda3      xfs  516G  115G  402G  23% /home

Additional information from dmidecode follows. WARNING: Use caution when you interpret this section. The 'dmidecode' program reads system data which is "intended to allow hardware to be accurately determined", but the intent may not be met, as there are frequent changes to hardware, firmware, and the "DMTF SMBIOS" standard.

BIOS Cisco Systems, Inc. C220M5.3.1.1d.0.0615170645 06/15/2017
Memory:
  24x 0xCE00 M393A2G40EB2-CTD 16 GB 2 rank 2666

(End of data from sysinfo program)

Compiler Version Notes

==============================================================================
<table>
<thead>
<tr>
<th>C</th>
<th>600.perlbench_s(base, peak) 602.gcc_s(base, peak) 605.mcf_s(base,</th>
</tr>
</thead>
</table>
(Continued on next page)
Cisco Systems
Cisco UCS C220 M5 (Intel Xeon Gold 6134, 3.20 GHz)

| SPECspeed©2017_int_base = 8.77 |
| SPECspeed©2017_int_peak = 9.08 |

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Tested by: Cisco Systems

Compiler Version Notes (Continued)

<table>
<thead>
<tr>
<th>peak) 625.x264_s(base, peak) 657.xz_s(base, peak)</th>
</tr>
</thead>
<tbody>
<tr>
<td>icc (ICC) 18.0.0 20170811</td>
</tr>
<tr>
<td>Copyright (C) 1985-2017 Intel Corporation. All rights reserved.</td>
</tr>
<tr>
<td>-----------------------------------------------</td>
</tr>
<tr>
<td>C++</td>
</tr>
<tr>
<td>-----------------------------------------------</td>
</tr>
<tr>
<td>icpc (ICC) 18.0.0 20170811</td>
</tr>
<tr>
<td>Copyright (C) 1985-2017 Intel Corporation. All rights reserved.</td>
</tr>
<tr>
<td>-----------------------------------------------</td>
</tr>
<tr>
<td>Fortran</td>
</tr>
<tr>
<td>-----------------------------------------------</td>
</tr>
<tr>
<td>ifort (IFORT) 18.0.0 20170811</td>
</tr>
<tr>
<td>Copyright (C) 1985-2017 Intel Corporation. All rights reserved.</td>
</tr>
<tr>
<td>-----------------------------------------------</td>
</tr>
</tbody>
</table>

Base Compiler Invocation

C benchmarks:
icc
C++ benchmarks:
icpc
Fortran benchmarks:
ifort

Base Portability Flags

600.perlbench_s: -DSPEC_LP64 -DSPEC_LINUX_X64
602.gcc_s: -DSPEC_LP64
605.mcf_s: -DSPEC_LP64
620.omnetpp_s: -DSPEC_LP64
623.xalancbmk_s: -DSPEC_LP64 -DSPEC_LINUX
625.x264_s: -DSPEC_LP64
631.deepsjeng_s: -DSPEC_LP64
641.leela_s: -DSPEC_LP64
648.exchange2_s: -DSPEC_LP64

(Continued on next page)
Cisco Systems
Cisco UCS C220 M5 (Intel Xeon Gold 6134, 3.20 GHz)

SPECspeed®2017_int_base = 8.77
SPECspeed®2017_int_peak = 9.08

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Tested by: Cisco Systems

Test Date: Dec-2017
Hardware Availability: Aug-2017
Software Availability: Sep-2017

Base Portability Flags (Continued)
657.xz_s: -DSPEC_LP64

Base Optimization Flags
C benchmarks:
-Wl,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div
-qopt-mem-layout-trans=3 -qopenmp -DSPEC_OPENMP
-L/usr/local/je5.0.1-64/lib -ljemalloc

C++ benchmarks:
-Wl,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div
-qopt-mem-layout-trans=3 -L/usr/local/je5.0.1-64/lib -ljemalloc

Fortran benchmarks:
-Wl,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div
-qopt-mem-layout-trans=3 -nostandard-realloc-lhs -align array32byte
-L/usr/local/je5.0.1-64/lib -ljemalloc

Base Other Flags
C benchmarks:
-m64 -std=c11

C++ benchmarks:
-m64

Fortran benchmarks:
-m64

Peak Compiler Invocation
C benchmarks:
icc

C++ benchmarks:
icpc

Fortran benchmarks:
ifort
Cisco Systems
Cisco UCS C220 M5 (Intel Xeon Gold 6134, 3.20 GHz) SPECspeed®2017_int_base = 8.77
SPECspeed®2017_int_peak = 9.08
CPU2017 License: 9019
Test Sponsor: Cisco Systems
Test Date: Dec-2017
Tested by: Cisco Systems
Hardware Availability: Aug-2017
Software Availability: Sep-2017

Peak Portability Flags

600.perlbench_s: -DSPEC_LP64 -DSPEC_LINUX_X64
602.gcc_s: -DSPEC_LP64
605.mcf_s: -DSPEC_LP64
620.omnetpp_s: -DSPEC_LP64
623.xalancbmk_s: -D_FILE_OFFSET_BITS=64 -DSPEC_LINUX
625.x264_s: -DSPEC_LP64
631.deepsjeng_s: -DSPEC_LP64
641.leela_s: -DSPEC_LP64
648.exchange2_s: -DSPEC_LP64
657.xz_s: -DSPEC_LP64

Peak Optimization Flags

C benchmarks:

600.perlbench_s: -Wl,-z,muldefs -prof-gen(pass 1) -prof-use(pass 2) -O2
-xCORE-AVX512 -qopt-mem-layout-trans=3 -ipo -O3
-no-prec-div -DSPEC_SUPPRESS_OPENMP -qopenmp
-DSPEC_OPENMP -fno-strict-overflow
-L/usr/local/je5.0.1-64/lib -ljemalloc

602.gcc_s: -Wl,-z,muldefs -prof-gen(pass 1) -prof-use(pass 2) -O2
-xCORE-AVX512 -qopt-mem-layout-trans=3 -ipo -O3
-no-prec-div -DSPEC_SUPPRESS_OPENMP -qopenmp
-DSPEC_OPENMP -L/usr/local/je5.0.1-64/lib -ljemalloc

605.mcf_s: -Wl,-z,muldefs -prof-gen(pass 1) -prof-use(pass 2) -ipo
-xCORE-AVX512 -O3 -no-prec-div -qopt-mem-layout-trans=3
-DSPEC_SUPPRESS_OPENMP -qopenmp -DSPEC_OPENMP
-L/usr/local/je5.0.1-64/lib -ljemalloc

620.omnetpp_s: -Wl,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div
-qopt-mem-layout-trans=3 -qopenmp -DSPEC_OPENMP
-L/usr/local/je5.0.1-64/lib -ljemalloc

623.xalancbmk_s: -D_FILE_OFFSET_BITS=64 -DSPEC_OPENMP
-L/usr/local/je5.0.1-64/lib -ljemalloc

625.x264_s: -DSPEC_LP64

631.deepsjeng_s: Same as 602.gcc_s

C++ benchmarks:

620.omnetpp_s: -Wl,-z,muldefs -prof-gen(pass 1) -prof-use(pass 2) -ipo
-xCORE-AVX512 -O3 -no-prec-div -qopt-mem-layout-trans=3
-DSPEC_SUPPRESS_OPENMP -qopenmp -DSPEC_OPENMP
-L/usr/local/je5.0.1-64/lib -ljemalloc

(Continued on next page)
# SPEC CPU®2017 Integer Speed Result

## Cisco Systems

Cisco UCS C220 M5 (Intel Xeon Gold 6134, 3.20 GHz)

<table>
<thead>
<tr>
<th>CPU2017 License:</th>
<th>9019</th>
</tr>
</thead>
<tbody>
<tr>
<td>Test Sponsor:</td>
<td>Cisco Systems</td>
</tr>
<tr>
<td>Tested by:</td>
<td>Cisco Systems</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>SPECspeed®2017_int_base = 8.77</th>
</tr>
</thead>
<tbody>
<tr>
<td>SPECspeed®2017_int_peak = 9.08</td>
</tr>
</tbody>
</table>

---

### Peak Optimization Flags (Continued)

623.xalancbmk_s: -L/opt/intel/compilers_and_libraries_2018/linux/lib/ia32
-\W1,-z,muldefs -prof-gen(pass 1) -prof-use(pass 2) -ipo
-xCORE-AVX512 -O3 -no-prec-div -qopt-mem-layout-trans=3
-DSPEC_SUPPRESS_OPENMP -qopenmp -DSPEC_OPENMP
-L/usr/local/je5.0.1-32/lib -ljemalloc

631.deepsjeng_s: Same as 620.omnetpp_s

641.leela_s: Same as 620.omnetpp_s

Fortran benchmarks:
-\W1,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div
-qopt-mem-layout-trans=3 -nostandard-realloc-lhs -align array32byte
-L/usr/local/je5.0.1-64/lib -ljemalloc

### Peak Other Flags

C benchmarks:
-\m64 -std=c11

C++ benchmarks (except as noted below):
-\m64

623.xalancbmk_s: -\m32

Fortran benchmarks:
-\m64

---

The flags files that were used to format this result can be browsed at
http://www.spec.org/cpu2017/flags/Intel-ic18.0-official-linux64.html

You can also download the XML flags sources by saving the following links:
http://www.spec.org/cpu2017/flags/Intel-ic18.0-official-linux64.xml
http://www.spec.org/cpu2017/flags/Cisco-Platform-Settings-V1.2-revH.xml

---

SPEC CPU and SPECspeed are registered trademarks of the Standard Performance Evaluation Corporation. All other brand and product names appearing in this result are trademarks or registered trademarks of their respective holders.

For questions about this result, please contact the tester. For other inquiries, please contact info@spec.org.

Tested with SPEC CPU®2017 v1.0.2 on 2017-12-21 22:37:58-0500.
Report generated on 2020-08-05 16:07:16 by CPU2017 PDF formatter v6255.
Originally published on 2018-02-23.