## SPEC CPU® 2017 Integer Rate Result

Cisco Systems
Cisco UCS B200 M5 (Intel Xeon Silver 4114, 2.20 GHz)

<table>
<thead>
<tr>
<th>Spec Benchmark</th>
<th>SPECrate®2017_int_base</th>
<th>SPECrate®2017_int_peak</th>
</tr>
</thead>
<tbody>
<tr>
<td>500.perlbench_r</td>
<td>99.4</td>
<td>99.4</td>
</tr>
<tr>
<td>502.gcc_r</td>
<td>95.5</td>
<td>95.5</td>
</tr>
<tr>
<td>505.mcf_r</td>
<td>63.4</td>
<td>63.4</td>
</tr>
<tr>
<td>520.omnetpp_r</td>
<td>98.5</td>
<td>98.5</td>
</tr>
<tr>
<td>523.xalanchmk_r</td>
<td>81.3</td>
<td>81.3</td>
</tr>
<tr>
<td>525.x264_r</td>
<td>75.0</td>
<td>75.0</td>
</tr>
<tr>
<td>531.deepsjeng_r</td>
<td>74.9</td>
<td>74.9</td>
</tr>
<tr>
<td>541.leela_r</td>
<td>75.5</td>
<td>75.5</td>
</tr>
<tr>
<td>548.exchange2_r</td>
<td>70.8</td>
<td>70.8</td>
</tr>
<tr>
<td>557.xz_r</td>
<td>64.7</td>
<td>64.7</td>
</tr>
</tbody>
</table>

### Hardware

**CPU Name:** Intel Xeon Silver 4114  
**Max MHz:** 3000  
**Nominal:** 2200  
**Enabled:** 20 cores, 2 chips, 2 threads/core  
**Orderable:** 1,2 Chips  
**Cache L1:** 32 KB I + 32 KB D on chip per core  
**L2:** 1 MB I+D on chip per core  
**L3:** 13.75 MB I+D on chip per chip  
**Other:** None  
**Memory:** 384 GB (24 x 16 GB 2Rx4 PC4-2666V-R, running at 2400)  
**Storage:** 1 x 600 GB SAS HDD, 10K RPM  
**Power Management:** --

### Software

**OS:** SUSE Linux Enterprise Server 12 SP2 (x86_64) 4.4.21-69-default  
**Compiler:** C/C++: Version 18.0.0.128 of Intel C/C++ Compiler for Linux; Fortran: Version 18.0.0.128 of Intel Fortran Compiler for Linux  
**Parallel:** No  
**Firmware:** Version 3.2.1d released Jul-2017  
**System State:** Run level 3 (multi-user)  
**File System:** xfs  
**Base Pointers:** 64-bit  
**Power Management:** --

---

Cisco Systems
Cisco UCS B200 M5 (Intel Xeon Silver 4114, 2.20 GHz)
Cisco Systems
Cisco UCS B200 M5 (Intel Xeon Silver 4114, 2.20 GHz)

SPECrate®2017_int_base = 95.5
SPECrate®2017_int_peak = 99.4

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Tested by: Cisco Systems

Results Table

<table>
<thead>
<tr>
<th>Benchmark</th>
<th>Copies</th>
<th>Base Copies</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Base Seconds</th>
<th>Ratio</th>
<th>Base Seconds</th>
<th>Ratio</th>
<th>Peak Copies</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Peak Seconds</th>
<th>Ratio</th>
<th>Peak Seconds</th>
<th>Ratio</th>
</tr>
</thead>
<tbody>
<tr>
<td>perlbench_r</td>
<td>40</td>
<td>896</td>
<td>895</td>
<td>71.1</td>
<td>889</td>
<td>71.6</td>
<td>858</td>
<td>72.3</td>
<td>724</td>
<td>724</td>
<td>88.0</td>
<td>724</td>
<td>88.0</td>
<td>724</td>
<td>88.0</td>
</tr>
<tr>
<td>gcc_r</td>
<td>40</td>
<td>661</td>
<td>659</td>
<td>85.9</td>
<td>663</td>
<td>85.5</td>
<td>678</td>
<td>86.4</td>
<td>563</td>
<td>566</td>
<td>100</td>
<td>563</td>
<td>100</td>
<td>563</td>
<td>100</td>
</tr>
<tr>
<td>mcf_r</td>
<td>40</td>
<td>546</td>
<td>539</td>
<td>118</td>
<td>551</td>
<td>117</td>
<td>567</td>
<td>114</td>
<td>567</td>
<td>567</td>
<td>114</td>
<td>567</td>
<td>114</td>
<td>567</td>
<td>114</td>
</tr>
<tr>
<td>omnetpp_r</td>
<td>40</td>
<td>827</td>
<td>827</td>
<td>63.4</td>
<td>827</td>
<td>63.4</td>
<td>827</td>
<td>63.4</td>
<td>355</td>
<td>355</td>
<td>119</td>
<td>355</td>
<td>119</td>
<td>355</td>
<td>119</td>
</tr>
<tr>
<td>xalancbmk_r</td>
<td>40</td>
<td>429</td>
<td>429</td>
<td>98.5</td>
<td>429</td>
<td>98.5</td>
<td>429</td>
<td>98.5</td>
<td>355</td>
<td>355</td>
<td>119</td>
<td>355</td>
<td>119</td>
<td>355</td>
<td>119</td>
</tr>
<tr>
<td>x264_r</td>
<td>40</td>
<td>385</td>
<td>380</td>
<td>184</td>
<td>380</td>
<td>184</td>
<td>380</td>
<td>184</td>
<td>370</td>
<td>370</td>
<td>189</td>
<td>370</td>
<td>189</td>
<td>370</td>
<td>189</td>
</tr>
<tr>
<td>deepsjeng_r</td>
<td>40</td>
<td>564</td>
<td>564</td>
<td>81.3</td>
<td>564</td>
<td>81.3</td>
<td>564</td>
<td>81.3</td>
<td>369</td>
<td>369</td>
<td>190</td>
<td>369</td>
<td>190</td>
<td>369</td>
<td>190</td>
</tr>
<tr>
<td>leela_r</td>
<td>40</td>
<td>884</td>
<td>887</td>
<td>75.0</td>
<td>887</td>
<td>75.0</td>
<td>887</td>
<td>75.0</td>
<td>877</td>
<td>877</td>
<td>75.5</td>
<td>877</td>
<td>75.5</td>
<td>877</td>
<td>75.5</td>
</tr>
<tr>
<td>exchange2_r</td>
<td>40</td>
<td>593</td>
<td>592</td>
<td>177</td>
<td>592</td>
<td>177</td>
<td>592</td>
<td>177</td>
<td>592</td>
<td>592</td>
<td>177</td>
<td>592</td>
<td>177</td>
<td>592</td>
<td>177</td>
</tr>
<tr>
<td>sz_r</td>
<td>40</td>
<td>611</td>
<td>611</td>
<td>70.8</td>
<td>611</td>
<td>70.8</td>
<td>616</td>
<td>70.1</td>
<td>668</td>
<td>668</td>
<td>64.7</td>
<td>667</td>
<td>64.7</td>
<td>667</td>
<td>64.7</td>
</tr>
</tbody>
</table>

Results appear in the order in which they were run. Bold underlined text indicates a median measurement.

Submit Notes
The taskset mechanism was used to bind copies to processors. The config file option 'submit' was used to generate taskset commands to bind each copy to a specific processor. For details, please see the config file.

Operating System Notes
Stack size set to unlimited using "ulimit -s unlimited"

General Notes
Environment variables set by runcpu before the start of the run:
LD_LIBRARY_PATH = "/home/cpu2017/lib/ia32:/home/cpu2017/lib/intel64:/home/cpu2017/jde5.0.1-32:/home/cpu2017/jde5.0.1-64"

Binaries compiled on a system with 1x Intel Core i7-4790 CPU + 32GB RAM memory using Redhat Enterprise Linux 7.4
Transparent Huge Pages enabled by default
Prior to runcpu invocation
Filesystem page cache synced and cleared with:
sync; echo 3>/proc/sys/vm/drop_caches
No: The test sponsor attests, as of date of publication, that CVE-2017-5754 (Meltdown) is mitigated in the system as tested and documented.
No: The test sponsor attests, as of date of publication, that CVE-2017-5753 (Spectre variant 1) is mitigated in the system as tested and documented.
No: The test sponsor attests, as of date of publication, that CVE-2017-5715 (Spectre variant 2) is mitigated in the system as tested and documented.
This benchmark result is intended to provide perspective on

(Continued on next page)
Cisco Systems
Cisco UCS B200 M5 (Intel Xeon Silver 4114, 2.20 GHz)

SPEC CPU®2017 Integer Rate Result
Copyright 2017-2020 Standard Performance Evaluation Corporation

Cisco Systems
Cisco UCS B200 M5 (Intel Xeon Silver 4114, 2.20 GHz)

SPECrate®2017_int_base = 95.5
SPECrate®2017_int_peak = 99.4

General Notes (Continued)

Past performance using the historical hardware and/or software described on this result page.

The system as described on this result page was formerly generally available. At the time of this publication, it may not be shipping, and/or may not be supported, and/or may fail to meet other tests of General Availability described in the SPEC OSG Policy document, http://www.spec.org/osg/policy.html

This measured result may not be representative of the result that would be measured were this benchmark run with hardware and software available as of the publication date.

Platform Notes

BIOS Settings:
Intel HyperThreading Technology set to Enabled
CPU performance set to Enterprise
Power Performance Tuning set to OS Controls
SNC set to Enabled
IMC Interleaving set to 1-way Interleave
Patrol Scrub set to Disabled
Sysinfo program /home/cpu2017/bin/sysinfo
Rev: r5797 of 2017-06-14 96c45e4568ad54c135fd618bcc091c0f
running on linux-qc7k Sun Dec 17 22:44:30 2017

SUT (System Under Test) info as seen by some common utilities.
For more information on this section, see https://www.spec.org/cpu2017/Docs/config.html#sysinfo

From /proc/cpuinfo
model name : Intel(R) Xeon(R) Silver 4114 CPU @ 2.20GHz
  2 "physical id"s (chips)
  40 "processors"
cores, siblings (Caution: counting these is hw and system dependent. The following excerpts from /proc/cpuinfo might not be reliable. Use with caution.)
cpu cores : 10
siblings : 20
physical 0: cores 0 1 2 3 4 8 9 10 11 12
physical 1: cores 0 1 2 3 4 8 9 10 11 12

From lscpu:
Architecture: x86_64
CPU op-mode(s): 32-bit, 64-bit
Byte Order: Little Endian

(Continued on next page)
Cisco Systems
Cisco UCS B200 M5 (Intel Xeon Silver 4114, 2.20 GHz)

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Tested by: Cisco Systems

CPU's: 40
On-line CPU(s) list: 0-39
Thread(s) per core: 2
Core(s) per socket: 10
Socket(s): 2
NUMA node(s): 2
Vendor ID: GenuineIntel
CPU family: 6
Model: 85
Model name: Intel(R) Xeon(R) Silver 4114 CPU @ 2.20GHz
Stepping: 4
CPU MHz: 2606.554
CPU max MHz: 3000.0000
CPU min MHz: 800.0000
BogoMIPS: 4400.00
Virtualization: VT-x
L1d cache: 32K
L1i cache: 32K
L2 cache: 1024K
L3 cache: 14080K
NUMA node0 CPU(s): 0-9,20-29
NUMA node1 CPU(s): 10-19,30-39
Flags: fpu vme de pse tsc msr pae mce cx8 apic sep mtrr pge mca cmov pat pse36 clflush dts acpi mmx fxsr sse sse2 ss ht tm pbe syscall nx pdpe1gb rdtscp lm constant_tsc art arch_perfmon pebs bts rep_good nopl xtopology nonstop_tsc aperfmperf eagerfpu pni pclmulqdq dtes64 monitor ds_cpl vmx smx est tm2 ssse3 sdbg fma cx16 xtpr pdcm pcid dca sse4_1 sse4_2 x2apic movbe popcnt tsc_deadline_timer aes xsave avx f16c rdrand lahf_lm abm 3dnowprefetch ida arat epb pln pts dtherm hwp hwp_act_window hwp_epp hwp_pkg_req intel_pt tpr_shadow vmx flexpriority ept vpid fsgsbase tsc_adjust bmi1 hle avx2 smep bmi2 3dnow invpcid rtm cqm mpx avx512f avx512dq rdseed adx smap clflushopt clwb avx512cd avx512bw avx512vl xsaveopt xsavec xgetbv1 cqm_llc cqm_occup_llc

/platform/cpuinfo_cache_data
   cache size : 14080 KB

From numactl --hardware WARNING: a numactl 'node' might or might not correspond to a physical chip.
   available: 2 nodes (0-1)
   node 0 cpus: 0 1 2 3 4 5 6 7 8 9 20 21 22 23 24 25 26 27 28 29
   node 0 size: 192074 MB
   node 0 free: 186030 MB
   node 1 cpus: 10 11 12 13 14 15 16 17 18 19 30 31 32 33 34 35 36 37 38 39
   node 1 size: 193504 MB
   node 1 free: 188321 MB
   node distances:
   node 0 1

(Continued on next page)
Cisco Systems
Cisco UCS B200 M5 (Intel Xeon Silver 4114, 2.20 GHz)

SPECrate®2017_int_base = 95.5
SPECrate®2017_int_peak = 99.4

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Test Date: Dec-2017
Tested by: Cisco Systems
Hardware Availability: Aug-2017
Software Availability: Sep-2017

Platform Notes (Continued)

0: 10 21
1: 21 10

From /proc/meminfo
MemTotal:       394832364 kB
HugePages_Total:       0
Hugepagesize:       2048 kB

From /etc/*release* /etc/*version*
SuSE-release:
  SUSE Linux Enterprise Server 12 (x86_64)
  VERSION = 12
  PATCHLEVEL = 2
  # This file is deprecated and will be removed in a future service pack or release.
  # Please check /etc/os-release for details about this release.
  os-release:
    NAME="SLES"
    VERSION="12-SP2"
    VERSION_ID="12.2"
    PRETTY_NAME="SUSE Linux Enterprise Server 12 SP2"
    ID="sles"
    ANSI_COLOR="0;32"
    CPE_NAME="cpe:/o:suse:sles:12:sp2"

uname -a:
  Linux linux-qc7k 4.4.21-69-default #1 SMP Tue Oct 25 10:58:20 UTC 2016 (9464f67)
x86_64 x86_64 x86_64 GNU/Linux

run-level 3 Dec 31 23:10

SPEC is set to: /home/cpu2017
  Filesystem  Type  Size  Used Avail Use% Mounted on
  /dev/sda1    xfs  224G  85G  139G  39% /

Additional information from dmidecode follows. WARNING: Use caution when you interpret this section. The 'dmidecode' program reads system data which is "intended to allow hardware to be accurately determined", but the intent may not be met, as there are frequent changes to hardware, firmware, and the "DMTF SMBIOS" standard.
  BIOS Cisco Systems, Inc. B200M5.3.2.1d.5.0727171353 07/27/2017
  Memory:
    24x 0xCE00 M393A2G40EB2-CTD 16 GB 2 rank 2666, configured at 2400

(End of data from sysinfo program)
Cisco Systems
Cisco UCS B200 M5 (Intel Xeon Silver 4114, 2.20 GHz)

SPECrate®2017_int_base = 95.5
SPECrate®2017_int_peak = 99.4

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Test by: Cisco Systems

Test Date: Dec-2017
Hardware Availability: Aug-2017
Software Availability: Sep-2017

Compiler Version Notes

==============================================================================
C       | 500.perlbench_r(base, peak) 502.gcc_r(base, peak) 505.mcf_r(base, peak) 525.x264_r(base, peak) 557.xz_r(base, peak)
------------------------------------------------------------------------------
icc (ICC) 18.0.0 20170811
Copyright (C) 1985-2017 Intel Corporation. All rights reserved.
------------------------------------------------------------------------------

==============================================================================
C++     | 520.omnetpp_r(base, peak) 523.xalancbmk_r(base, peak) 531.deepsjeng_r(base, peak) 541.leela_r(base, peak)
------------------------------------------------------------------------------
icpc (ICC) 18.0.0 20170811
Copyright (C) 1985-2017 Intel Corporation. All rights reserved.
------------------------------------------------------------------------------

==============================================================================
Fortran | 548.exchange2_r(base, peak)
------------------------------------------------------------------------------
ifort (IFORT) 18.0.0 20170811
Copyright (C) 1985-2017 Intel Corporation. All rights reserved.
------------------------------------------------------------------------------

(Continued on next page)
## Cisco Systems

Cisco UCS B200 M5 (Intel Xeon Silver 4114, 2.20 GHz)

**SPECrate®2017_int_base = 95.5**

**SPECrate®2017_int_peak = 99.4**

<table>
<thead>
<tr>
<th>CPU2017 License</th>
<th>Test Date</th>
<th>Test Sponsor</th>
<th>Hardware Availability</th>
</tr>
</thead>
</table>

**Tested by:** Cisco Systems

**Software Availability:** Sep-2017

### Base Portability Flags (Continued)

- leela_r: -DSPEC_LP64
- exchange2_r: -DSPEC_LP64
- xz_r: -DSPEC_LP64

### Base Optimization Flags

**C benchmarks:**
- `-Wl,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div`
- `-qopt-mem-layout-trans=3 -L/usr/local/je5.0.1-64/lib -ljemalloc`

**C++ benchmarks:**
- `-Wl,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div`
- `-qopt-mem-layout-trans=3 -L/usr/local/je5.0.1-64/lib -ljemalloc`

**Fortran benchmarks:**
- `-Wl,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div`
- `-qopt-mem-layout-trans=3 -nostandard-realloc-lhs -align array32byte`
- `-L/usr/local/je5.0.1-64/lib -ljemalloc`

### Base Other Flags

**C benchmarks:**
- `-m64 -std=c11`

**C++ benchmarks:**
- `-m64`

**Fortran benchmarks:**
- `-m64`

### Peak Compiler Invocation

**C benchmarks:**
- `icc`

**C++ benchmarks:**
- `icpc`

**Fortran benchmarks:**
- `ifort`
Cisco Systems
Cisco UCS B200 M5 (Intel Xeon Silver 4114, 2.20 GHz)

SPECrate®2017_int_base = 95.5
SPECrate®2017_int_peak = 99.4

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Tested by: Cisco Systems

Test Date: Dec-2017
Hardware Availability: Aug-2017
Software Availability: Sep-2017

Peak Portability Flags

500.perlbench_r: -DSPEC_LP64 -DSPEC_LINUX_X64
502.gcc_r: -D_FILE OFFSET_BITS=64
505.mcf_r: -DSPEC_LP64
520.omnetpp_r: -DSPEC_LP64
523.xalancbmk_r: -D_FILE OFFSET_BITS=64 -DSPEC_LINUX
525.x264_r: -DSPEC_LP64
531.deepsjeng_r: -DSPEC_LP64
541.leela_r: -DSPEC_LP64
548.exchange2_r: -DSPEC_LP64
557.xz_r: -DSPEC_LP64

Peak Optimization Flags

C benchmarks:

500.perlbench_r: -Wl,-z,muldefs -prof-gen(pass 1) -prof-use(pass 2) -ipo
-xCORE-AVX512 -O3 -no-prec-div -qopt-mem-layout-trans=3
-fno-strict-overflow -L/usr/local/je5.0.1-64/lib
-ljemalloc

502.gcc_r: -L/opt/intel/compilers_and_libraries_2018/linux/lib/ia32
-Wl,-z,muldefs -prof-gen(pass 1) -prof-use(pass 2) -ipo
-xCORE-AVX512 -O3 -no-prec-div -qopt-mem-layout-trans=3
-L/usr/local/je5.0.1-32/lib -ljemalloc

505.mcf_r: -Wl,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div
-qopt-mem-layout-trans=3 -L/usr/local/je5.0.1-64/lib
-ljemalloc

520.omnetpp_r: -Wl,-z,muldefs -prof-gen(pass 1) -prof-use(pass 2) -ipo
-xCORE-AVX512 -O3 -no-prec-div -qopt-mem-layout-trans=3
-L/usr/local/je5.0.1-64/lib -ljemalloc

523.xalancbmk_r: -L/opt/intel/compilers_and_libraries_2018/linux/lib/ia32
-Wl,-z,muldefs -prof-gen(pass 1) -prof-use(pass 2) -ipo
-xCORE-AVX512 -O3 -no-prec-div -qopt-mem-layout-trans=3

C++ benchmarks:

500.perlbench_r: -Wl,-z,muldefs -prof-gen(pass 1) -prof-use(pass 2) -ipo
-xCORE-AVX512 -O3 -no-prec-div -qopt-mem-layout-trans=3
-L/usr/local/je5.0.1-64/lib -ljemalloc

523.xalancbmk_r: -L/opt/intel/compilers_and_libraries_2018/linux/lib/ia32
-Wl,-z,muldefs -prof-gen(pass 1) -prof-use(pass 2) -ipo
-xCORE-AVX512 -O3 -no-prec-div -qopt-mem-layout-trans=3

(Continued on next page)
## SPEC CPU®2017 Integer Rate Result

**Cisco Systems**  
Cisco UCS B200 M5 (Intel Xeon Silver 4114, 2.20 GHz)  

<table>
<thead>
<tr>
<th>SPECrate®2017_int_base = 95.5</th>
<th>SPECrate®2017_int_peak = 99.4</th>
</tr>
</thead>
<tbody>
<tr>
<td>CPU2017 License: 9019</td>
<td>Test Date: Dec-2017</td>
</tr>
<tr>
<td>Test Sponsor: Cisco Systems</td>
<td>Hardware Availability: Aug-2017</td>
</tr>
<tr>
<td>Tested by: Cisco Systems</td>
<td>Software Availability: Sep-2017</td>
</tr>
</tbody>
</table>

### Peak Optimization Flags (Continued)

- 523.xalancbmk_r (continued):  
  -L/usr/local/je5.0.1-32/lib -ljemalloc

- 531.deepsjeng_r: Same as 520.omnetpp_r

- 541.leela_r: Same as 520.omnetpp_r

**Fortran benchmarks:**  
- W1,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div  
- qopt-mem-layout-trans=3 -nostandard-realloc-lhs -align array32byte  
- L/usr/local/je5.0.1-64/lib -ljemalloc

### Peak Other Flags

**C benchmarks (except as noted below):**  
- m64 -std=c11

- 502.gcc_r: -m32 -std=c11

**C++ benchmarks (except as noted below):**  
- m64

- 523.xalancbmk_r: -m32

**Fortran benchmarks:**  
- m64

The flags files that were used to format this result can be browsed at:

http://www.spec.org/cpu2017/flags/Intel-ic18.0-official-linux64.html


You can also download the XML flags sources by saving the following links:

http://www.spec.org/cpu2017/flags/Intel-ic18.0-official-linux64.xml

http://www.spec.org/cpu2017/flags/Cisco-Platform-Settings-V1.2-revH.xml

SPEC CPU and SPECrate are registered trademarks of the Standard Performance Evaluation Corporation. All other brand and product names appearing in this result are trademarks or registered trademarks of their respective holders.

For questions about this result, please contact the tester. For other inquiries, please contact info@spec.org.

Tested with SPEC CPU®2017 v1.0.2 on 2017-12-17 22:44:30-0500.  
Report generated on 2020-08-05 14:19:56 by CPU2017 PDF formatter v6255.  
Originally published on 2018-02-23.