



# SPEC® CINT2006 Result

Copyright 2006-2017 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS C240 M5 (Intel Xeon Gold 6134M, 3.20GHz)

**SPECint®\_rate2006 = 1120**

**SPECint\_rate\_base2006 = 1060**

CPU2006 license: 9019


Test sponsor: Cisco Systems

Tested by: Cisco Systems

Test date: Sep-2017

Hardware Availability: Aug-2017

Software Availability: Apr-2017



### Hardware

CPU Name: Intel Xeon Gold 6134M  
 CPU Characteristics: Intel Turbo Boost Technology up to 3.70 GHz  
 CPU MHz: 3200  
 FPU: Integrated  
 CPU(s) enabled: 16 cores, 2 chips, 8 cores/chip, 2 threads/core  
 CPU(s) orderable: 1,2 chips  
 Primary Cache: 32 KB I + 32 KB D on chip per core  
 Secondary Cache: 1 MB I+D on chip per core  
 L3 Cache: 24.75 MB I+D on chip per chip  
 Other Cache: None  
 Memory: 384 GB (24 x 16 GB 2Rx4 PC4-2666V-R)  
 Disk Subsystem: 1 x 480 GB SSD SAS  
 Other Hardware: None

### Software

Operating System: SUSE Linux Enterprise Server 12 SP2 (x86\_64) 4.4.21-69-default  
 Compiler: C/C++: Version 17.0.3.191 of Intel C/C++ Compiler for Linux  
 Auto Parallel: Yes  
 File System: xfs  
 System State: Run level 3 (multi-user)  
 Base Pointers: 32-bit  
 Peak Pointers: 32/64-bit  
 Other Software: Microquill SmartHeap V10.2



# SPEC CINT2006 Result

Copyright 2006-2017 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS C240 M5 (Intel Xeon Gold 6134M, 3.20GHz)

SPECint\_rate2006 = 1120

SPECint\_rate\_base2006 = 1060

CPU2006 license: 9019  
Test sponsor: Cisco Systems  
Tested by: Cisco Systems

Test date: Sep-2017  
Hardware Availability: Aug-2017  
Software Availability: Apr-2017

## Results Table

Benchmark	Base							Peak						
	Copies	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio	Copies	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio
400.perlbench	32	<b>408</b>	<b>766</b>	408	766	404	773	32	342	915	<b>341</b>	<b>918</b>	341	918
401.bzip2	32	619	499	<b>621</b>	<b>497</b>	623	496	32	586	527	<b>590</b>	<b>523</b>	593	521
403.gcc	32	323	797	<b>323</b>	<b>798</b>	322	799	32	<b>320</b>	<b>805</b>	320	805	319	807
429.mcf	32	185	1580	<b>185</b>	<b>1580</b>	184	1590	32	185	1580	<b>185</b>	<b>1580</b>	184	1590
445.gobmk	32	<b>508</b>	<b>661</b>	508	660	507	662	32	511	657	511	657	<b>511</b>	<b>657</b>
456.hammer	32	183	1630	<b>184</b>	<b>1620</b>	185	1610	32	146	2050	<b>146</b>	<b>2050</b>	146	2050
458.sjeng	32	551	703	550	704	<b>550</b>	<b>704</b>	32	<b>529</b>	<b>732</b>	529	732	528	733
462.libquantum	32	61.4	10800	61.7	10700	<b>61.7</b>	<b>10700</b>	32	61.4	10800	61.7	10700	<b>61.7</b>	<b>10700</b>
464.h264ref	32	581	1220	<b>580</b>	<b>1220</b>	556	1270	32	554	1280	<b>562</b>	<b>1260</b>	564	1260
471.omnetpp	32	401	499	400	500	<b>401</b>	<b>499</b>	32	<b>364</b>	<b>549</b>	363	550	364	549
473.astar	32	<b>366</b>	<b>614</b>	366	613	363	618	32	<b>366</b>	<b>614</b>	366	613	363	618
483.xalancbmk	32	159	1390	<b>159</b>	<b>1390</b>	159	1390	32	159	1390	<b>159</b>	<b>1390</b>	159	1390

Results appear in the order in which they were run. Bold underlined text indicates a median measurement.

## Submit Notes

The numactl mechanism was used to bind copies to processors. The config file option 'submit' was used to generate numactl commands to bind each copy to a specific processor. For details, please see the config file.

## Operating System Notes

Stack size set to unlimited using "ulimit -s unlimited"

## Platform Notes

BIOS Settings:  
Intel HyperThreading Technology set to Enabled  
CPU performance set to Enterprise  
Power Performance Tuning set to OS  
SNC set to Enabled  
IMC Interleaving set to 1-way Interleave  
Patrol Scrub set to Disabled  
Sysinfo program /home/cpu2006-1.2/config/sysinfo.rev6993  
Revision 6993 of 2015-11-06 (b5e8d4b4eb51ed28d7f98696cbe290c1)  
running on linux-j64x Tue Sep 12 23:14:37 2017

This section contains SUT (System Under Test) info as seen by some common utilities. To remove or add to this section, see:  
<http://www.spec.org/cpu2006/Docs/config.html#sysinfo>

From /proc/cpuinfo  
model name : Intel(R) Xeon(R) Gold 6134M CPU @ 3.20GHz  
Continued on next page



# SPEC CINT2006 Result

Copyright 2006-2017 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS C240 M5 (Intel Xeon Gold 6134M, 3.20GHz)

SPECint\_rate2006 = 1120

SPECint\_rate\_base2006 = 1060

**CPU2006 license:** 9019  
**Test sponsor:** Cisco Systems  
**Tested by:** Cisco Systems

**Test date:** Sep-2017  
**Hardware Availability:** Aug-2017  
**Software Availability:** Apr-2017

### Platform Notes (Continued)

2 "physical id"s (chips)  
32 "processors"  
cores, siblings (Caution: counting these is hw and system dependent. The following excerpts from /proc/cpuinfo might not be reliable. Use with caution.)

```
cpu cores : 8
siblings  : 16
physical 0: cores 0 2 3 9 16 19 26 27
physical 1: cores 0 2 3 9 16 19 26 27
cache size : 25344 KB
```

```
From /proc/meminfo
MemTotal:      394864336 kB
HugePages_Total: 0
Hugepagesize:  2048 kB
```

```
/usr/bin/lsb_release -d
SUSE Linux Enterprise Server 12 SP2
```

```
From /etc/*release* /etc/*version*
SuSE-release:
SUSE Linux Enterprise Server 12 (x86_64)
VERSION = 12
PATCHLEVEL = 2
# This file is deprecated and will be removed in a future service pack or
release.
# Please check /etc/os-release for details about this release.
os-release:
NAME="SLES"
VERSION="12-SP2"
VERSION_ID="12.2"
PRETTY_NAME="SUSE Linux Enterprise Server 12 SP2"
ID="sles"
ANSI_COLOR="0;32"
CPE_NAME="cpe:/o:suse:sles:12:sp2"
```

```
uname -a:
Linux linux-j64x 4.4.21-69-default #1 SMP Tue Oct 25 10:58:20 UTC 2016
(9464f67) x86_64 x86_64 x86_64 GNU/Linux
```

```
run-level 3 Sep 12 23:12
```

```
SPEC is set to: /home/cpu2006-1.2
Filesystem      Type  Size  Used Avail Use% Mounted on
/dev/sdb7       xfs   416G  19G  398G   5% /home
```

Additional information from dmidecode:

Warning: Use caution when you interpret this section. The 'dmidecode' program reads system data which is "intended to allow hardware to be accurately determined", but the intent may not be met, as there are frequent changes to hardware, firmware, and the "DMTF SMBIOS" standard.

Continued on next page



# SPEC CINT2006 Result

Copyright 2006-2017 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS C240 M5 (Intel Xeon Gold 6134M, 3.20GHz)

SPECint\_rate2006 = 1120

SPECint\_rate\_base2006 = 1060

CPU2006 license: 9019

Test sponsor: Cisco Systems

Tested by: Cisco Systems

Test date: Sep-2017

Hardware Availability: Aug-2017

Software Availability: Apr-2017

## Platform Notes (Continued)

BIOS Cisco Systems, Inc. C240M5.3.1.1d.0.0615170707 06/15/2017

Memory:

24x 0xCE00 M393A2G40EB2-CTD 16 GB 2 rank 2666 MHz

(End of data from sysinfo program)

## General Notes

Environment variables set by runspec before the start of the run:

LD\_LIBRARY\_PATH = "/home/cpu2006-1.2/lib/ia32:/home/cpu2006-1.2/lib/intel64:/home/cpu2006-1.2/sh10.2"

Binaries compiled on a system with 1x Intel Core i7-4790 CPU + 32GB RAM memory using Redhat Enterprise Linux 7.2

Transparent Huge Pages enabled with:

echo always > /sys/kernel/mm/transparent\_hugepage/enabled

Filesystem page cache cleared with:

shell invocation of 'sync; echo 3 > /proc/sys/vm/drop\_caches' prior to run

runspec command invoked through numactl i.e.:

numactl --interleave=all runspec <etc>

## Base Compiler Invocation

C benchmarks:

icc -m32 -L/opt/intel/compilers\_and\_libraries\_2017/linux/lib/ia32

C++ benchmarks:

icpc -m32 -L/opt/intel/compilers\_and\_libraries\_2017/linux/lib/ia32

## Base Portability Flags

400.perlbench: -D\_FILE\_OFFSET\_BITS=64 -DSPEC\_CPU\_LINUX\_IA32

401.bzip2: -D\_FILE\_OFFSET\_BITS=64

403.gcc: -D\_FILE\_OFFSET\_BITS=64

429.mcf: -D\_FILE\_OFFSET\_BITS=64

445.gobmk: -D\_FILE\_OFFSET\_BITS=64

456.hmmer: -D\_FILE\_OFFSET\_BITS=64

458.sjeng: -D\_FILE\_OFFSET\_BITS=64

462.libquantum: -D\_FILE\_OFFSET\_BITS=64 -DSPEC\_CPU\_LINUX

464.h264ref: -D\_FILE\_OFFSET\_BITS=64

471.omnetpp: -D\_FILE\_OFFSET\_BITS=64

473.astar: -D\_FILE\_OFFSET\_BITS=64

483.xalanbmk: -D\_FILE\_OFFSET\_BITS=64 -DSPEC\_CPU\_LINUX



# SPEC CINT2006 Result

Copyright 2006-2017 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS C240 M5 (Intel Xeon Gold 6134M, 3.20GHz)

**SPECint\_rate2006 = 1120**

**SPECint\_rate\_base2006 = 1060**

**CPU2006 license:** 9019  
**Test sponsor:** Cisco Systems  
**Tested by:** Cisco Systems

**Test date:** Sep-2017  
**Hardware Availability:** Aug-2017  
**Software Availability:** Apr-2017

## Base Optimization Flags

C benchmarks:

-xCORE-AVX2 -ipo -O3 -no-prec-div -qopt-prefetch  
-qopt-mem-layout-trans=3

C++ benchmarks:

-xCORE-AVX2 -ipo -O3 -no-prec-div -qopt-prefetch  
-qopt-mem-layout-trans=3 -Wl,-z,muldefs -L/sh10.2 -lsmartheap

## Base Other Flags

C benchmarks:

403.gcc: -Dalloca=\_alloca

## Peak Compiler Invocation

C benchmarks (except as noted below):

icc -m32 -L/opt/intel/compilers\_and\_libraries\_2017/linux/lib/ia32

400.perlbench: icc -m64

401.bzip2: icc -m64

456.hmmer: icc -m64

458.sjeng: icc -m64

C++ benchmarks:

icpc -m32 -L/opt/intel/compilers\_and\_libraries\_2017/linux/lib/ia32

## Peak Portability Flags

400.perlbench: -DSPEC\_CPU\_LP64 -DSPEC\_CPU\_LINUX\_X64

401.bzip2: -DSPEC\_CPU\_LP64

403.gcc: -D\_FILE\_OFFSET\_BITS=64

429.mcf: -D\_FILE\_OFFSET\_BITS=64

445.gobmk: -D\_FILE\_OFFSET\_BITS=64

456.hmmer: -DSPEC\_CPU\_LP64

458.sjeng: -DSPEC\_CPU\_LP64

462.libquantum: -D\_FILE\_OFFSET\_BITS=64 -DSPEC\_CPU\_LINUX

464.h264ref: -D\_FILE\_OFFSET\_BITS=64

471.omnetpp: -D\_FILE\_OFFSET\_BITS=64

473.astar: -D\_FILE\_OFFSET\_BITS=64

Continued on next page



# SPEC CINT2006 Result

Copyright 2006-2017 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS C240 M5 (Intel Xeon Gold 6134M, 3.20GHz)

SPECint\_rate2006 = 1120

SPECint\_rate\_base2006 = 1060

CPU2006 license: 9019

Test sponsor: Cisco Systems

Tested by: Cisco Systems

Test date: Sep-2017

Hardware Availability: Aug-2017

Software Availability: Apr-2017

## Peak Portability Flags (Continued)

483.xalancbmk: -D\_FILE\_OFFSET\_BITS=64 -DSPEC\_CPU\_LINUX

## Peak Optimization Flags

C benchmarks:

400.perlbench: -prof-gen(pass 1) -prof-use(pass 2) -xCORE-AVX2(pass 2)  
-par-num-threads=1(pass 1) -ipo(pass 2) -O3(pass 2)  
-no-prec-div(pass 2) -auto-ilp32 -qopt-mem-layout-trans=3

401.bzip2: -prof-gen(pass 1) -prof-use(pass 2) -xCORE-AVX2(pass 2)  
-par-num-threads=1(pass 1) -ipo(pass 2) -O3(pass 2)  
-no-prec-div(pass 2) -qopt-prefetch -auto-ilp32  
-qopt-mem-layout-trans=3

403.gcc: -xCORE-AVX2 -ipo -O3 -no-prec-div  
-qopt-mem-layout-trans=3

429.mcf: basepeak = yes

445.gobmk: -prof-gen(pass 1) -prof-use(pass 2) -xCORE-AVX2(pass 2)  
-par-num-threads=1(pass 1) -ipo(pass 2) -O3(pass 2)  
-no-prec-div(pass 2) -qopt-mem-layout-trans=3

456.hmmmer: -xCORE-AVX2 -ipo -O3 -no-prec-div -unroll2 -auto-ilp32  
-qopt-mem-layout-trans=3

458.sjeng: -prof-gen(pass 1) -prof-use(pass 2) -xCORE-AVX2(pass 2)  
-par-num-threads=1(pass 1) -ipo(pass 2) -O3(pass 2)  
-no-prec-div(pass 2) -unroll4 -auto-ilp32  
-qopt-mem-layout-trans=3

462.libquantum: basepeak = yes

464.h264ref: -prof-gen(pass 1) -prof-use(pass 2) -xCORE-AVX2(pass 2)  
-par-num-threads=1(pass 1) -ipo(pass 2) -O3(pass 2)  
-no-prec-div(pass 2) -unroll2 -qopt-mem-layout-trans=3

C++ benchmarks:

471.omnetpp: -prof-gen(pass 1) -prof-use(pass 2) -xCORE-AVX2(pass 2)  
-par-num-threads=1(pass 1) -ipo(pass 2) -O3(pass 2)  
-no-prec-div(pass 2)  
-qopt-ra-region-strategy=block  
-qopt-mem-layout-trans=3 -Wl,-z,muldefs  
-L/sh10.2 -lsmartheap

Continued on next page



# SPEC CINT2006 Result

Copyright 2006-2017 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS C240 M5 (Intel Xeon Gold 6134M, 3.20GHz)

**SPECint\_rate2006 = 1120**

**SPECint\_rate\_base2006 = 1060**

**CPU2006 license:** 9019

**Test sponsor:** Cisco Systems

**Tested by:** Cisco Systems

**Test date:** Sep-2017

**Hardware Availability:** Aug-2017

**Software Availability:** Apr-2017

## Peak Optimization Flags (Continued)

473.astar: basepeak = yes

483.xalancbmk: basepeak = yes

## Peak Other Flags

C benchmarks:

403.gcc: -Dalloca=\_alloca

The flags files that were used to format this result can be browsed at

<http://www.spec.org/cpu2006/flags/Intel-ic17.0-official-linux64-revF.html>

<http://www.spec.org/cpu2006/flags/Cisco-Platform-Settings-V1.2-revH.html>

You can also download the XML flags sources by saving the following links:

<http://www.spec.org/cpu2006/flags/Intel-ic17.0-official-linux64-revF.xml>

<http://www.spec.org/cpu2006/flags/Cisco-Platform-Settings-V1.2-revH.xml>

SPEC and SPECint are registered trademarks of the Standard Performance Evaluation Corporation. All other brand and product names appearing in this result are trademarks or registered trademarks of their respective holders.

For questions about this result, please contact the tester.  
For other inquiries, please contact [webmaster@spec.org](mailto:webmaster@spec.org).

Tested with SPEC CPU2006 v1.2.

Report generated on Fri Oct 13 10:13:30 2017 by SPEC CPU2006 PS/PDF formatter v6932.

Originally published on 12 October 2017.