Cisco Systems
Cisco UCS C480 M5 (Intel Xeon Gold 5118 2.30GHz)

| SPECfp®_rate2006 | 2010 |
| SPECfp_rate_base2006 | 1970 |

CPU2006 license: 9019
Test sponsor: Cisco Systems
Tested by: Cisco Systems

<table>
<thead>
<tr>
<th>Application</th>
<th>SPECfp_rate2006</th>
<th>SPECfp_rate_base2006</th>
</tr>
</thead>
<tbody>
<tr>
<td>410.bwaves</td>
<td></td>
<td></td>
</tr>
<tr>
<td>416.gamess</td>
<td></td>
<td></td>
</tr>
<tr>
<td>433.milc</td>
<td></td>
<td></td>
</tr>
<tr>
<td>434.zeusmp</td>
<td></td>
<td></td>
</tr>
<tr>
<td>435.gromacs</td>
<td></td>
<td></td>
</tr>
<tr>
<td>436.cactusADM</td>
<td></td>
<td></td>
</tr>
<tr>
<td>437.leslie3d</td>
<td></td>
<td></td>
</tr>
<tr>
<td>444.namd</td>
<td></td>
<td></td>
</tr>
<tr>
<td>447.dealII</td>
<td></td>
<td></td>
</tr>
<tr>
<td>450.soplex</td>
<td></td>
<td></td>
</tr>
<tr>
<td>453.povray</td>
<td></td>
<td></td>
</tr>
<tr>
<td>454.calculix</td>
<td></td>
<td></td>
</tr>
<tr>
<td>459.GemsFDTD</td>
<td></td>
<td></td>
</tr>
<tr>
<td>465.tonto</td>
<td></td>
<td></td>
</tr>
<tr>
<td>470.lbm</td>
<td></td>
<td></td>
</tr>
<tr>
<td>481.wrf</td>
<td></td>
<td></td>
</tr>
<tr>
<td>482.sphinx3</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Test date: Aug-2017
Hardware Availability: Aug-2017
Software Availability: Apr-2017

Hardware
- CPU Name: Intel Xeon Gold 5118
- CPU Characteristics: Intel Turbo Boost Technology up to 3.20 GHz
- CPU MHz: 2300
- FPU: Integrated
- CPU(s) enabled: 48 cores, 4 chips, 12 cores/chip, 2 threads/core
- CPU(s) orderable: 2, 4 chips
- Primary Cache: 32 KB I + 32 KB D on chip per core
- Secondary Cache: 1 MB I+D on chip per core

Software
- Operating System: SUSE Linux Enterprise Server 12 SP2, 4.4.21-69-default
- Compiler: C/C++: Version 17.0.3.191 of Intel C/C++ Compiler for Linux;
  Fortran: Version 17.0.3.191 of Intel Fortran Compiler for Linux
- Auto Parallel: Yes
- File System: xfs
- System State: Run level 5 (multi-user)

Continued on next page
Cisco Systems
Cisco UCS C480 M5 (Intel Xeon Gold 5118 2.30GHz)

SPEC CFP2006 Result

CPU2006 license: 9019
Test sponsor: Cisco Systems
Tested by: Cisco Systems

L3 Cache: 16.5 MB I+D on chip per chip
Other Cache: None
Memory: 768 GB (48 x 16 GB 2Rx4 PC4-2666V-R, running at 2400 MHz)
Disk Subsystem: 1 x 800 GB SAS SSD
Other Hardware: None

Base Pointers: 32/64-bit
Peak Pointers: 32/64-bit
Other Software: None

Results Table

<table>
<thead>
<tr>
<th>Benchmark</th>
<th>Copies</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Seconds</th>
<th>Ratio</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td>Base</td>
<td></td>
<td>Peak</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>Base</td>
<td>Peak</td>
<td>Base</td>
<td>Peak</td>
<td>Base</td>
<td>Peak</td>
</tr>
</tbody>
</table>

Results appear in the order in which they were run. Bold underlined text indicates a median measurement.

Submit Notes

The numactl mechanism was used to bind copies to processors. The config file option 'submit' was used to generate numactl commands to bind each copy to a specific processor. For details, please see the config file.

Operating System Notes

Stack size set to unlimited using "ulimit -s unlimited"
Cisco Systems
Cisco UCS C480 M5 (Intel Xeon Gold 5118 2.30GHz)

SPECfp_rate2006 = 2010
SPECfp_rate_base2006 = 1970

CPU2006 license: 9019
Test sponsor: Cisco Systems
Tested by: Cisco Systems

Platform Notes

BIOS Settings:
Intel HyperThreading Technology set to Enabled
CPU performance set to Enterprise
Power Performance Tuning set to OS
SNC set to Enabled
IMC Interleaving set to 1-way Interleave
Patrol Scrub set to Disabled
Sysinfo program /home/cpu2006-1.2/config/sysinfo.rev6993
Revision 6993 of 2015-11-06 (b5e8d4b4eb51ed28d7f98696cbe290c1)
routing on linux-g4f1 Thu Aug 17 21:18:25 2017

This section contains SUT (System Under Test) info as seen by some common utilities. To remove or add to this section, see:
http://www.spec.org/cpu2006/Docs/config.html#sysinfo

From /proc/cpuinfo
model name : Intel(R) Xeon(R) Gold 5118 CPU @ 2.30GHz
  4 "physical id"s (chips)
  96 "processors"
cores, siblings (Caution: counting these is hw and system dependent. The following excerpts from /proc/cpuinfo might not be reliable. Use with caution.)
  cpu cores : 12
  siblings : 24
  physical 0: cores 0 1 2 3 4 5 8 9 10 11 12 13
  physical 1: cores 0 1 2 3 4 5 8 9 10 11 12 13
  physical 2: cores 0 1 2 3 4 5 8 9 10 11 12 13
  physical 3: cores 0 1 2 3 4 5 8 9 10 11 12 13
  cache size : 16896 KB

From /proc/meminfo
MemTotal: 790967336 kB
HugePages_Total: 0
Hugepagesize: 2048 kB

/usr/bin/lsb_release -d
SUSE Linux Enterprise Server 12 SP2

From /etc/*release* /etc/*version*
SuSE-release:
  SUSE Linux Enterprise Server 12 (x86_64)
  VERSION = 12
  PATCHLEVEL = 2
  # This file is deprecated and will be removed in a future service pack or release.
  # Please check /etc/os-release for details about this release.
os-release:
  NAME="SLES"
  VERSION="12-SP2"
  VERSION_ID="12.2"
  PRETTY_NAME="SUSE Linux Enterprise Server 12 SP2"
  ID="sles"

Continued on next page
Cisco Systems
Cisco UCS C480 M5 (Intel Xeon Gold 5118 2.30GHz)

SPECfp_rate2006 = 2010
SPECfp_rate_base2006 = 1970

Platform Notes (Continued)

```
ANSI_COLOR="0;32"
CPE_NAME="cpe:/o:suse:sles:12:sp2"
```

```
uname -a:
Linux linux-g4f1 4.4.21-69-default #1 SMP Tue Oct 25 10:58:20 UTC 2016
(9464f67) x86_64 x86_64 x86_64 GNU/Linux
```

```
run-level 5 Aug 17 20:58
SPEC is set to: /home/cpu2006-1.2
Filesystem     Type    Size  Used  Avail  Use% Mounted on
/dev/sda6      xfs      871G   34G   837G   4%   /home
```

Additional information from dmidecode:

```
Warning: Use caution when you interpret this section. The 'dmidecode' program
reads system data which is "intended to allow hardware to be accurately
determined", but the intent may not be met, as there are frequent changes to
hardware, firmware, and the "DMTF SMBIOS" standard.
```

```
BIOS Cisco Systems, Inc. C480M5.3.1.0.248.0518171057 05/18/2017
Memory:
  48x 0xCE00 M393A2G40EB2-CTD 16 GB 2 rank 2666 MHz, configured at 2400 MHz
```

(End of data from sysinfo program)

Base Compiler Invocation

C benchmarks:
  icc -m64

C++ benchmarks:
  icpc -m64

Fortran benchmarks:
  ifort -m64
Cisco Systems
Cisco UCS C480 M5 (Intel Xeon Gold 5118 2.30GHz)

SPEC CFP2006 Result
SPECfp_rate2006 = 2010
SPECfp_rate_base2006 = 1970

CPU2006 license: 9019
Test sponsor: Cisco Systems
Tested by: Cisco Systems

Test date: Aug-2017
Hardware Availability: Aug-2017
Software Availability: Apr-2017

Base Compiler Invocation (Continued)
Benchmarks using both Fortran and C:
icc -m64 ifort -m64

Base Portability Flags
410.bwaves: -DSPEC_CPU_LP64
416.games: -DSPEC_CPU_LP64
433.milc: -DSPEC_CPU_LP64
434.zeusmp: -DSPEC_CPU_LP64
435.gromacs: -DSPEC_CPU_LP64 -nofor_main
436.cactusADM: -DSPEC_CPU_LP64 -nofor_main
437.leslie3d: -DSPEC_CPU_LP64
444.namd: -DSPEC_CPU_LP64
447.dealII: -DSPEC_CPU_LP64
450.soplex: -DSPEC_CPU_LP64
453.povray: -DSPEC_CPU_LP64
454.calculix: -DSPEC_CPU_LP64 -nofor_main
459.GemsFD: -DSPEC_CPU_LP64
465.tonto: -DSPEC_CPU_LP64
470.lbm: -DSPEC_CPU_LP64
481.wrf: -DSPEC_CPU_LP64 -DSPEC_CPU_CASE_FLAG -DSPEC_CPU_LINUX
482.sphinx3: -DSPEC_CPU_LP64

Base Optimization Flags
C benchmarks:
-xCORE-AVX2 -ipo -O3 -no-prec-div -qopt-prefetch -auto-p32
-qopt-mem-layout-trans=3

C++ benchmarks:
-xCORE-AVX2 -ipo -O3 -no-prec-div -qopt-prefetch -auto-p32
-qopt-mem-layout-trans=3

Fortran benchmarks:
-xCORE-AVX2 -ipo -O3 -no-prec-div -qopt-prefetch

Benchmarks using both Fortran and C:
-xCORE-AVX2 -ipo -O3 -no-prec-div -qopt-prefetch -auto-p32
-qopt-mem-layout-trans=3

Peak Compiler Invocation
C benchmarks:
icc -m64

Continued on next page
Cisco Systems
Cisco UCS C480 M5 (Intel Xeon Gold 5118 2.30GHz)

SPECfp_rate2006 = 2010
SPECfp_rate_base2006 = 1970

CPU2006 license: 9019
Test sponsor: Cisco Systems
Tested by: Cisco Systems
Test date: Aug-2017
Hardware Availability: Aug-2017
Software Availability: Apr-2017

Peak Compiler Invocation (Continued)

C++ benchmarks (except as noted below):
icpc -m64

450.soplex: icpc -m32 -L/opt/intel/compilers_and_libraries_2017/linux/lib/ia32

Fortran benchmarks:
ifort -m64

Benchmarks using both Fortran and C:
icc -m64 ifort -m64

Peak Portability Flags

410.bwaves: -DSPEC_CPU_LP64
416.gamess: -DSPEC_CPU_LP64
433.milc: -DSPEC_CPU_LP64
434.zeusmp: -DSPEC_CPU_LP64
435.gromacs: -DSPEC_CPU_LP64 -nofor_main
436.cactusADM: -DSPEC_CPU_LP64 -nofor_main
437.leslie3d: -DSPEC_CPU_LP64
444.namd: -DSPEC_CPU_LP64
447.dealII: -DSPEC_CPU_LP64
450.soplex: -D_FILE_OFFSET_BITS=64
453.povray: -DSPEC_CPU_LP64
454.calculix: -DSPEC_CPU_LP64 -nofor_main
459.GemsFDTD: -DSPEC_CPU_LP64
465.tonto: -DSPEC_CPU_LP64
470.lbm: -DSPEC_CPU_LP64
481.wrf: -DSPEC_CPU_LP64 -DSPEC_CPU_CASE_FLAG -DSPEC_CPU_LINUX
482.sphinx3: -DSPEC_CPU_LP64

Peak Optimization Flags

C benchmarks:
433.milc: basepeak = yes
470.lbm: basepeak = yes
482.sphinx3: basepeak = yes

C++ benchmarks:
444.namd: -prof-gen(pass 1) -prof-use(pass 2) -xCORE-AVX2(pass 2)
-par-num-threads=1(pass 1) -ipo(pass 2) -O3(pass 2)
-no-prec-div(pass 2) -fno-alias -auto-ilp32
-qopt-mem-layout-trans=3

Continued on next page
Cisco Systems
Cisco UCS C480 M5 (Intel Xeon Gold 5118 2.30GHz)

```
SPECfp_rate2006 = 2010
SPECfp_rate_base2006 = 1970
```

CPU2006 license: 9019
Test sponsor: Cisco Systems
Tested by: Cisco Systems

Test date: Aug-2017
Hardware Availability: Aug-2017
Software Availability: Apr-2017

Peak Optimization Flags (Continued)

```
447.dealII: basepeak = yes

450.soplex: -prof-gen(pass 1) -prof-use(pass 2) -xCORE-AVX2(pass 2)
-par-num-threads=1(pass 1) -ipo(pass 2) -03(pass 2)
-no-prec-div(pass 2) -qopt-malloc-options=3
-qopt-mem-layout-trans=3

453.povray: -prof-gen(pass 1) -prof-use(pass 2) -xCORE-AVX2(pass 2)
-par-num-threads=1(pass 1) -ipo(pass 2) -03(pass 2)
-no-prec-div(pass 2) -unroll4 -qopt-mem-layout-trans=3

Fortran benchmarks:

410.bwaves: -xCORE-AVX2 -ipo -03 -no-prec-div -qopt-prefetch

416.gamess: -prof-gen(pass 1) -prof-use(pass 2) -xCORE-AVX2(pass 2)
-par-num-threads=1(pass 1) -ipo(pass 2) -03(pass 2)
-no-prec-div(pass 2) -unroll2 -inline-level=0 -scalar-rep-

434.zeusmp: basepeak = yes

437.leslie3d: Same as 410.bwaves

459.GemsFDTD: Same as 410.bwaves

465.tonto: -prof-gen(pass 1) -prof-use(pass 2) -xCORE-AVX2(pass 2)
-par-num-threads=1(pass 1) -ipo(pass 2) -03(pass 2)
-no-prec-div(pass 2) -unroll4 -auto -inline-calloc
-qopt-malloc-options=3

Benchmarks using both Fortran and C:

435.gromacs: -prof-gen(pass 1) -prof-use(pass 2) -xCORE-AVX2(pass 2)
-par-num-threads=1(pass 1) -qopt-prefetch -auto-ilp32
-qopt-mem-layout-trans=3

436.cactusADM: basepeak = yes

454.calculix: basepeak = yes

481.wrf: basepeak = yes

The flags files that were used to format this result can be browsed at
http://www.spec.org/cpu2006/flags/Intel-ic17.0-official-linux64-revF.html
http://www.spec.org/cpu2006/flags/Cisco-Platform-Settings-V1.2-revH.html
Cisco Systems

Cisco UCS C480 M5 (Intel Xeon Gold 5118 2.30GHz)

SPECfp_rate2006 = 2010
SPECfp_rate_base2006 = 1970

CPU2006 license: 9019
Test sponsor: Cisco Systems
Tested by: Cisco Systems

Test date: Aug-2017
Hardware Availability: Aug-2017
Software Availability: Apr-2017

You can also download the XML flags sources by saving the following links:
http://www.spec.org/cpu2006/flags/Intel-ic17.0-official-linux64-revF.xml
http://www.spec.org/cpu2006/flags/Cisco-Platform-Settings-V1.2-revH.xml

SPEC and SPECfp are registered trademarks of the Standard Performance Evaluation Corporation. All other brand and product names appearing in this result are trademarks or registered trademarks of their respective holders.

For questions about this result, please contact the tester.
For other inquiries, please contact webmaster@spec.org.

Tested with SPEC CPU2006 v1.2.