



SPEC® CINT2006 Result

Copyright 2006-2014 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS B200 M4 (Intel Xeon E5-2643 v3 @ 3.40GHz)

SPECint®_rate2006 = 690

SPECint_rate_base2006 = 667

CPU2006 license: 9019


Test sponsor: Cisco Systems

Tested by: Cisco Systems

Test date: Dec-2014

Hardware Availability: Sep-2014

Software Availability: Nov-2013



Hardware

CPU Name: Intel Xeon E5-2643 v3
 CPU Characteristics: Intel Turbo Boost Technology up to 3.70 GHz
 CPU MHz: 3400
 FPU: Integrated
 CPU(s) enabled: 12 cores, 2 chips, 6 cores/chip, 2 threads/core
 CPU(s) orderable: 1,2 chips
 Primary Cache: 32 KB I + 32 KB D on chip per core
 Secondary Cache: 256 KB I+D on chip per core
 L3 Cache: 20 MB I+D on chip per chip
 Other Cache: None
 Memory: 256 GB (16 x 16 GB 2Rx4 PC4-2133P-R)
 Disk Subsystem: 1 x 300GB SAS, 15K RPM
 Other Hardware: None

Software

Operating System: Red Hat Enterprise Linux Server release 6.5 (Santiago)
 2.6.32-431.el6.x86_64
 Compiler: C/C++: Version 14.0.0.080 of Intel C++ Studio XE for Linux
 Auto Parallel: No
 File System: ext4
 System State: Run level 3 (multi-user)
 Base Pointers: 32-bit
 Peak Pointers: 32/64-bit
 Other Software: Microquill SmartHeap V10.0



SPEC CINT2006 Result

Copyright 2006-2014 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS B200 M4 (Intel Xeon E5-2643 v3 @ 3.40GHz)

SPECint_rate2006 = **690**

SPECint_rate_base2006 = **667**

CPU2006 license: 9019
Test sponsor: Cisco Systems
Tested by: Cisco Systems

Test date: Dec-2014
Hardware Availability: Sep-2014
Software Availability: Nov-2013

Results Table

Benchmark	Base							Peak						
	Copies	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio	Copies	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio
400.perlbench	24	468	502	465	504	465	504	24	379	619	382	613	383	613
401.bzip2	24	691	335	692	335	692	334	24	660	351	661	351	659	352
403.gcc	24	381	507	382	505	380	508	24	380	508	383	505	384	503
429.mcf	24	248	882	248	882	248	884	24	248	882	248	882	248	884
445.gobmk	24	575	438	575	438	576	437	24	560	449	560	450	561	449
456.hammer	24	226	990	223	1000	223	1000	24	220	1020	220	1020	221	1010
458.sjeng	24	618	470	617	470	618	470	24	596	487	596	487	596	487
462.libquantum	24	73.2	6790	73.5	6760	73.2	6800	24	73.2	6790	73.5	6760	73.2	6800
464.h264ref	24	676	786	705	753	707	752	24	689	771	683	778	665	799
471.omnetpp	24	432	347	431	348	429	350	24	410	366	408	368	410	366
473.astar	24	454	371	447	377	451	373	24	454	371	447	377	451	373
483.xalancbmk	24	219	757	220	753	220	752	24	219	757	220	753	220	752

Results appear in the order in which they were run. Bold underlined text indicates a median measurement.

Submit Notes

The numactl mechanism was used to bind copies to processors. The config file option 'submit' was used to generate numactl commands to bind each copy to a specific processor. For details, please see the config file.

Operating System Notes

Stack size set to unlimited using "ulimit -s unlimited"

Platform Notes

CPU performance set to HPC
Power Technology set to Custom
Processor Power State C6 set to Disabled
Energy Performance set to Performance
Memory RAS configuration set to Maximum Performance
Snoop Mode set to Early Snoop
Sysinfo program /opt/cpu2006/config/sysinfo.rev6818
\$Rev: 6818 \$ \$Date:: 2012-07-17 #\$ e86d102572650a6e4d596a3cee98f191
running on CS-RHEL6.5 Fri Dec 12 15:41:13 2014

This section contains SUT (System Under Test) info as seen by some common utilities. To remove or add to this section, see:
<http://www.spec.org/cpu2006/Docs/config.html#sysinfo>

From /proc/cpuinfo
model name : Intel(R) Xeon(R) CPU E5-2643 v3 @ 3.40GHz
2 "physical id"s (chips)

Continued on next page



SPEC CINT2006 Result

Copyright 2006-2014 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS B200 M4 (Intel Xeon E5-2643 v3 @ 3.40GHz)

SPECint_rate2006 = 690

SPECint_rate_base2006 = 667

CPU2006 license: 9019
Test sponsor: Cisco Systems
Tested by: Cisco Systems

Test date: Dec-2014
Hardware Availability: Sep-2014
Software Availability: Nov-2013

Platform Notes (Continued)

```

24 "processors"
cores, siblings (Caution: counting these is hw and system dependent. The
following excerpts from /proc/cpuinfo might not be reliable. Use with
caution.)
  cpu cores : 6
  siblings  : 12
  physical 0: cores 0 1 2 3 4 5
  physical 1: cores 0 1 2 3 4 5
cache size : 20480 KB

From /proc/meminfo
MemTotal:      264260012 kB
HugePages_Total: 0
Hugepagesize:  2048 kB

/usr/bin/lsb_release -d
  Red Hat Enterprise Linux Server release 6.5 (Santiago)

From /etc/*release* /etc/*version*
redhat-release: Red Hat Enterprise Linux Server release 6.5 (Santiago)
system-release: Red Hat Enterprise Linux Server release 6.5 (Santiago)
system-release-cpe: cpe:/o:redhat:enterprise_linux:6server:ga:server

uname -a:
Linux CS-RHEL6.5 2.6.32-431.el6.x86_64 #1 SMP Sun Nov 10 22:19:54 EST 2013
x86_64 x86_64 x86_64 GNU/Linux

run-level 3 Dec 12 14:36

SPEC is set to: /opt/cpu2006
Filesystem      Type  Size  Used Avail Use% Mounted on
/dev/sda2       ext4  274G  8.2G  252G   4% /

Additional information from dmidecode:
BIOS Cisco Systems, Inc. B200M4.2.2.2.24.061820140126 06/18/2014
Memory:
 16x 0xCCE00 M393A2G40DB0-CPB 16 GB 2133 MHz 2 rank
 8x NO DIMM NO DIMM

(End of data from sysinfo program)

```

General Notes

Environment variables set by runspec before the start of the run:
LD_LIBRARY_PATH = "/opt/cpu2006/libs/32:/opt/cpu2006/libs/64:/opt/cpu2006/sh"

Binaries compiled on a system with 1x Core i7-860 CPU + 8GB
memory using RedHat EL 6.4
Transparent Huge Pages enabled with:
echo always > /sys/kernel/mm/redhat_transparent_hugepage/enabled
Filesystem page cache cleared with:

Continued on next page



SPEC CINT2006 Result

Copyright 2006-2014 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS B200 M4 (Intel Xeon E5-2643 v3 @ 3.40GHz)

SPECint_rate2006 = 690

SPECint_rate_base2006 = 667

CPU2006 license: 9019
Test sponsor: Cisco Systems
Tested by: Cisco Systems

Test date: Dec-2014
Hardware Availability: Sep-2014
Software Availability: Nov-2013

General Notes (Continued)

```
echo 1> /proc/sys/vm/drop_caches
runspec command invoked through numactl i.e.:
numactl --interleave=all runspec <etc>
```

Base Compiler Invocation

C benchmarks:
icc -m32

C++ benchmarks:
icpc -m32

Base Portability Flags

400.perlbench: -DSPEC_CPU_LINUX_IA32
462.libquantum: -DSPEC_CPU_LINUX
483.xalancbmk: -DSPEC_CPU_LINUX

Base Optimization Flags

C benchmarks:
-xCORE-AVX2 -ipo -O3 -no-prec-div -opt-prefetch
-opt-mem-layout-trans=3

C++ benchmarks:
-xCORE-AVX2 -ipo -O3 -no-prec-div -opt-prefetch
-opt-mem-layout-trans=3 -Wl,-z,muldefs -L/sh -lsmartheap

Base Other Flags

C benchmarks:
403.gcc: -Dalloca=_alloca

Peak Compiler Invocation

C benchmarks (except as noted below):
icc -m32

400.perlbench: icc -m64

Continued on next page



SPEC CINT2006 Result

Copyright 2006-2014 Standard Performance Evaluation Corporation

Cisco Systems

SPECint_rate2006 = 690

Cisco UCS B200 M4 (Intel Xeon E5-2643 v3 @ 3.40GHz)

SPECint_rate_base2006 = 667

CPU2006 license: 9019

Test date: Dec-2014

Test sponsor: Cisco Systems

Hardware Availability: Sep-2014

Tested by: Cisco Systems

Software Availability: Nov-2013

Peak Compiler Invocation (Continued)

401.bzip2: icc -m64

456.hmmer: icc -m64

458.sjeng: icc -m64

C++ benchmarks:

icpc -m32

Peak Portability Flags

400.perlbench: -DSPEC_CPU_LP64 -DSPEC_CPU_LINUX_X64

401.bzip2: -DSPEC_CPU_LP64

456.hmmer: -DSPEC_CPU_LP64

458.sjeng: -DSPEC_CPU_LP64

462.libquantum: -DSPEC_CPU_LINUX

483.xalancbmk: -DSPEC_CPU_LINUX

Peak Optimization Flags

C benchmarks:

400.perlbench: -xCORE-AVX2(pass 2) -prof-gen(pass 1) -ipo(pass 2)
-O3(pass 2) -no-prec-div(pass 2) -prof-use(pass 2)
-auto-ilp32

401.bzip2: -xCORE-AVX2(pass 2) -prof-gen(pass 1) -ipo(pass 2)
-O3(pass 2) -no-prec-div(pass 2) -prof-use(pass 2)
-opt-prefetch -auto-ilp32 -ansi-alias

403.gcc: -xCORE-AVX2 -ipo -O3 -no-prec-div

429.mcf: basepeak = yes

445.gobmk: -xCORE-AVX2(pass 2) -prof-gen(pass 1) -prof-use(pass 2)
-ansi-alias -opt-mem-layout-trans=3

456.hmmer: -xCORE-AVX2 -ipo -O3 -no-prec-div -unroll2 -auto-ilp32

458.sjeng: -xCORE-AVX2(pass 2) -prof-gen(pass 1) -ipo(pass 2)
-O3(pass 2) -no-prec-div(pass 2) -prof-use(pass 2)
-unroll4 -auto-ilp32

462.libquantum: basepeak = yes

Continued on next page



SPEC CINT2006 Result

Copyright 2006-2014 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS B200 M4 (Intel Xeon E5-2643 v3 @ 3.40GHz)

SPECint_rate2006 = 690

SPECint_rate_base2006 = 667

CPU2006 license: 9019

Test sponsor: Cisco Systems

Tested by: Cisco Systems

Test date: Dec-2014

Hardware Availability: Sep-2014

Software Availability: Nov-2013

Peak Optimization Flags (Continued)

464.h264ref: -xCORE-AVX2(pass 2) -prof-gen(pass 1) -ipo(pass 2)
-O3(pass 2) -no-prec-div(pass 2) -prof-use(pass 2)
-unroll2 -ansi-alias

C++ benchmarks:

471.omnetpp: -xCORE-AVX2(pass 2) -prof-gen(pass 1) -ipo(pass 2)
-O3(pass 2) -no-prec-div(pass 2) -prof-use(pass 2)
-ansi-alias -opt-ra-region-strategy=block -Wl,-z,muldefs
-L/sh -lsmartheap

473.astar: basepeak = yes

483.xalancbmk: basepeak = yes

Peak Other Flags

C benchmarks:

403.gcc: -Dalloca=_alloca

The flags files that were used to format this result can be browsed at

<http://www.spec.org/cpu2006/flags/Intel-ic14.0-official-linux64.20140128.html>
<http://www.spec.org/cpu2006/flags/Cisco-Platform-Settings-V1.2-revC.html>

You can also download the XML flags sources by saving the following links:

<http://www.spec.org/cpu2006/flags/Intel-ic14.0-official-linux64.20140128.xml>
<http://www.spec.org/cpu2006/flags/Cisco-Platform-Settings-V1.2-revC.xml>

SPEC and SPECint are registered trademarks of the Standard Performance Evaluation Corporation. All other brand and product names appearing in this result are trademarks or registered trademarks of their respective holders.

For questions about this result, please contact the tester.
For other inquiries, please contact webmaster@spec.org.

Tested with SPEC CPU2006 v1.2.
Report generated on Tue Dec 30 16:13:25 2014 by SPEC CPU2006 PS/PDF formatter v6932.
Originally published on 30 December 2014.