



SPEC[®] CINT2006 Result

Copyright 2006-2014 Standard Performance Evaluation Corporation

Cisco Systems

SPECint[®]_rate2006 = 184

Cisco UCS B22 M3 (Intel Xeon E5-2403 v2, 1.80 GHz)

SPECint_rate_base2006 = 178

CPU2006 license: 9019


Test date: Jun-2014

Test sponsor: Cisco Systems

Hardware Availability: Jun-2014

Tested by: Cisco Systems

Software Availability: Sep-2013



Hardware

CPU Name: Intel Xeon E5-2403 v2
 CPU Characteristics:
 CPU MHz: 1800
 FPU: Integrated
 CPU(s) enabled: 8 cores, 2 chips, 4 cores/chip
 CPU(s) orderable: 1,2 chip
 Primary Cache: 32 KB I + 32 KB D on chip per core
 Secondary Cache: 256 KB I+D on chip per core
 L3 Cache: 10 MB I+D on chip per chip
 Other Cache: None
 Memory: 96 GB (12 x 8 GB 2Rx4 PC3-12800R-11, ECC, running at 1333 MHz and CL9)
 Disk Subsystem: 1 X 146 GB 15000 RPM SAS
 Other Hardware: None

Software

Operating System: Red Hat Enterprise Linux Server release 6.5 (Santiago)
 2.6.32-431.el6.x86_64
 Compiler: C/C++: Version 14.0.0.080 of Intel C++ Studio XE for Linux
 Auto Parallel: No
 File System: ext4
 System State: Run level 3 (multi-user)
 Base Pointers: 32-bit
 Peak Pointers: 32/64-bit
 Other Software: Microquill SmartHeap V10.0



SPEC CINT2006 Result

Copyright 2006-2014 Standard Performance Evaluation Corporation

Cisco Systems

SPECint_rate2006 = 184

Cisco UCS B22 M3 (Intel Xeon E5-2403 v2, 1.80 GHz)

SPECint_rate_base2006 = 178

CPU2006 license: 9019

Test date: Jun-2014

Test sponsor: Cisco Systems

Hardware Availability: Jun-2014

Tested by: Cisco Systems

Software Availability: Sep-2013

Results Table

Benchmark	Base							Peak						
	Copies	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio	Copies	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio
400.perlbench	8	623	126	622	126	623	126	8	498	157	497	157	499	157
401.bzip2	8	867	89.0	870	88.8	867	89.0	8	843	91.6	844	91.5	843	91.6
403.gcc	8	444	145	445	145	445	145	8	451	143	448	144	448	144
429.mcf	8	239	305	239	306	239	305	8	239	305	239	306	239	305
445.gobmk	8	768	109	767	109	767	109	8	786	107	756	111	756	111
456.hammer	8	325	230	326	229	326	229	8	309	242	303	247	303	246
458.sjeng	8	806	120	806	120	805	120	8	794	122	783	124	783	124
462.libquantum	8	138	1200	139	1190	139	1200	8	138	1200	139	1190	139	1200
464.h264ref	8	755	235	755	235	755	235	8	737	240	736	240	735	241
471.omnetpp	8	461	108	460	109	460	109	8	443	113	446	112	448	112
473.astar	8	543	103	542	104	543	103	8	543	103	542	104	543	103
483.xalancbmk	8	256	216	255	216	256	216	8	256	216	255	216	256	216

Results appear in the order in which they were run. Bold underlined text indicates a median measurement.

Submit Notes

The numactl mechanism was used to bind copies to processors. The config file option 'submit' was used to generate numactl commands to bind each copy to a specific processor. For details, please see the config file.

Operating System Notes

Stack size set to unlimited using "ulimit -s unlimited"

Platform Notes

```

CPU performance set to HPC
Power Technology set to Custom
CPU Power State C6 set to Disabled
CPU Power State C1 Enhanced set to Disabled
Memory RAS configuration set to Maximum Performance
DRAM Clock Throttling Set to Performance
Sysinfo program /opt/cpu2006-1.4/config/sysinfo.rev6818
$Rev: 6818 $ $Date:: 2012-07-17 #$ e86d102572650a6e4d596a3cee98f191
running on B22M3 Mon Jun 23 22:42:22 2014
This section contains SUT (System Under Test) info as seen by
some common utilities. To remove or add to this section, see:
http://www.spec.org/cpu2006/Docs/config.html#sysinfo
From /proc/cpuinfo
model name : Intel(R) Xeon(R) CPU E5-2403 v2 @ 1.80GHz
2 "physical id"s (chips)
8 "processors"
cores, siblings (Caution: counting these is hw and system dependent. The
Continued on next page

```



SPEC CINT2006 Result

Copyright 2006-2014 Standard Performance Evaluation Corporation

Cisco Systems

SPECint_rate2006 = 184

Cisco UCS B22 M3 (Intel Xeon E5-2403 v2, 1.80 GHz)

SPECint_rate_base2006 = 178

CPU2006 license: 9019

Test date: Jun-2014

Test sponsor: Cisco Systems

Hardware Availability: Jun-2014

Tested by: Cisco Systems

Software Availability: Sep-2013

Platform Notes (Continued)

following excerpts from /proc/cpuinfo might not be reliable. Use with caution.)

```

cpu cores : 4
siblings  : 4
physical 0: cores 0 1 2 3
physical 1: cores 0 1 2 3
cache size : 10240 KB
From /proc/meminfo
MemTotal:      99008384 kB
HugePages_Total:    0
Hugepagesize:    2048 kB
/usr/bin/lsb_release -d
Red Hat Enterprise Linux Server release 6.5 (Santiago)
From /etc/*release* /etc/*version*
redhat-release: Red Hat Enterprise Linux Server release 6.5 (Santiago)
system-release: Red Hat Enterprise Linux Server release 6.5 (Santiago)
system-release-cpe: cpe:/o:redhat:enterprise_linux:6server:ga:server
uname -a:
Linux B22M3 2.6.32-431.el6.x86_64 #1 SMP Sun Nov 10 22:19:54 EST 2013 x86_64
x86_64 x86_64 GNU/Linux
run-level 3 Jun 23 22:39
SPEC is set to: /opt/cpu2006-1.4
Filesystem      Type  Size  Used Avail Use% Mounted on
/dev/sdal        ext4 134G  11G 117G   9% /
Additional information from dmidecode:
BIOS Cisco Systems, Inc. B22M3.2.2.1.8.042120141915 04/21/2014
Memory:
12x 0xCE00 M393B1K70DH0-YK0 8 GB 1333 MHz 2 rank
(End of data from sysinfo program)

```

General Notes

Environment variables set by runspec before the start of the run:

```

LD_LIBRARY_PATH = "/opt/cpu2006-1.4/libs/32:/opt/cpu2006-1.4/libs/64:/opt/cpu2006-1.4/sh"
Binaries compiled on a system with 1x Core i7-860 CPU + 8GB
memory using RedHat EL 6.4
Transparent Huge Pages enabled with:
echo always > /sys/kernel/mm/redhat_transparent_hugepage/enabled
Filesystem page cache cleared with:
echo 1> /proc/sys/vm/drop_caches
runspec command invoked through numactl i.e.:
numactl --interleave=all runspec <etc>
Submitted_by: "Sheshgiri I (shei)" <shei@cisco.com>
Submitted: Wed Sep 17 01:52:38 EDT 2014
Submission: cpu2006-20140903-31183.sub

```



SPEC CINT2006 Result

Copyright 2006-2014 Standard Performance Evaluation Corporation

Cisco Systems

SPECint_rate2006 = 184

Cisco UCS B22 M3 (Intel Xeon E5-2403 v2, 1.80 GHz)

SPECint_rate_base2006 = 178

CPU2006 license: 9019
Test sponsor: Cisco Systems
Tested by: Cisco Systems

Test date: Jun-2014
Hardware Availability: Jun-2014
Software Availability: Sep-2013

Base Compiler Invocation

C benchmarks:
icc -m32

C++ benchmarks:
icpc -m32

Base Portability Flags

400.perlbench: -DSPEC_CPU_LINUX_IA32
462.libquantum: -DSPEC_CPU_LINUX
483.xalancbmk: -DSPEC_CPU_LINUX

Base Optimization Flags

C benchmarks:
-xSSE4.2 -ipo -O3 -no-prec-div -opt-prefetch -opt-mem-layout-trans=3

C++ benchmarks:
-xSSE4.2 -ipo -O3 -no-prec-div -opt-prefetch -opt-mem-layout-trans=3
-Wl,-z,muldefs -L/sh -lsmartheap

Base Other Flags

C benchmarks:
403.gcc: -Dalloca=_alloca

Peak Compiler Invocation

C benchmarks (except as noted below):
icc -m32

400.perlbench: icc -m64

401.bzip2: icc -m64

456.hmmer: icc -m64

458.sjeng: icc -m64

C++ benchmarks:
icpc -m32



SPEC CINT2006 Result

Copyright 2006-2014 Standard Performance Evaluation Corporation

Cisco Systems

SPECint_rate2006 = 184

Cisco UCS B22 M3 (Intel Xeon E5-2403 v2, 1.80 GHz)

SPECint_rate_base2006 = 178

CPU2006 license: 9019

Test date: Jun-2014

Test sponsor: Cisco Systems

Hardware Availability: Jun-2014

Tested by: Cisco Systems

Software Availability: Sep-2013

Peak Portability Flags

400.perlbench: -DSPEC_CPU_LP64 -DSPEC_CPU_LINUX_X64
 401.bzip2: -DSPEC_CPU_LP64
 456.hmmer: -DSPEC_CPU_LP64
 458.sjeng: -DSPEC_CPU_LP64
 462.libquantum: -DSPEC_CPU_LINUX
 483.xalancbmk: -DSPEC_CPU_LINUX

Peak Optimization Flags

C benchmarks:

400.perlbench: -xSSE4.2(pass 2) -prof-gen(pass 1) -ipo(pass 2)
 -O3(pass 2) -no-prec-div(pass 2) -prof-use(pass 2)
 -auto-ilp32

401.bzip2: -xSSE4.2(pass 2) -prof-gen(pass 1) -ipo(pass 2)
 -O3(pass 2) -no-prec-div(pass 2) -prof-use(pass 2)
 -opt-prefetch -auto-ilp32 -ansi-alias

403.gcc: -xSSE4.2 -ipo -O3 -no-prec-div

429.mcf: basepeak = yes

445.gobmk: -xSSE4.2(pass 2) -prof-gen(pass 1) -prof-use(pass 2)
 -ansi-alias -opt-mem-layout-trans=3

456.hmmer: -xSSE4.2 -ipo -O3 -no-prec-div -unroll2 -auto-ilp32

458.sjeng: -xSSE4.2(pass 2) -prof-gen(pass 1) -ipo(pass 2)
 -O3(pass 2) -no-prec-div(pass 2) -prof-use(pass 2)
 -unroll4 -auto-ilp32

462.libquantum: basepeak = yes

464.h264ref: -xSSE4.2(pass 2) -prof-gen(pass 1) -ipo(pass 2)
 -O3(pass 2) -no-prec-div(pass 2) -prof-use(pass 2)
 -unroll2 -ansi-alias

C++ benchmarks:

471.omnetpp: -xSSE4.2(pass 2) -prof-gen(pass 1) -ipo(pass 2)
 -O3(pass 2) -no-prec-div(pass 2) -prof-use(pass 2)
 -ansi-alias -opt-ra-region-strategy=block -Wl,-z,muldefs
 -L/sh -lsmartheap

473.astar: basepeak = yes

Continued on next page



SPEC CINT2006 Result

Copyright 2006-2014 Standard Performance Evaluation Corporation

Cisco Systems

SPECint_rate2006 = 184

Cisco UCS B22 M3 (Intel Xeon E5-2403 v2, 1.80 GHz)

SPECint_rate_base2006 = 178

CPU2006 license: 9019

Test date: Jun-2014

Test sponsor: Cisco Systems

Hardware Availability: Jun-2014

Tested by: Cisco Systems

Software Availability: Sep-2013

Peak Optimization Flags (Continued)

483.xalanbmk: basepeak = yes

Peak Other Flags

C benchmarks:

403.gcc: -Dalloca=_alloca

The flags files that were used to format this result can be browsed at

<http://www.spec.org/cpu2006/flags/Intel-ic14.0-official-linux64.20140128.html>

<http://www.spec.org/cpu2006/flags/Cisco-Platform-Settings-V1.2-revB.html>

You can also download the XML flags sources by saving the following links:

<http://www.spec.org/cpu2006/flags/Intel-ic14.0-official-linux64.20140128.xml>

<http://www.spec.org/cpu2006/flags/Cisco-Platform-Settings-V1.2-revB.xml>

SPEC and SPECint are registered trademarks of the Standard Performance Evaluation Corporation. All other brand and product names appearing in this result are trademarks or registered trademarks of their respective holders.

For questions about this result, please contact the tester.
For other inquiries, please contact webmaster@spec.org.

Tested with SPEC CPU2006 v1.2.
Report generated on Wed Sep 24 16:18:25 2014 by SPEC CPU2006 PS/PDF formatter v6932.
Originally published on 24 September 2014.