SPEC® CINT2006 Result

Copyright 2006-2014 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS B420 M3 (Intel Xeon E5-4620 v2, 2.60 GHz)

SPECint®2006 = 47.6

SPECint_base2006 = 42.5

CPU2006 license: 9019
Test sponsor: Cisco Systems
Tested by: Cisco Systems

Test date: May-2014
Hardware Availability: Apr-2014
Software Availability: Sep-2013



Hardware

CPU Name:	Intel Xeon E5-4620 v2
CPU Characteristics:	Intel Turbo Boost Technology up to 3.00 GHz
CPU MHz:	2600
FPU:	Integrated
CPU(s) enabled:	32 cores, 4 chips, 8 cores/chip, 2 threads/core
CPU(s) orderable:	1,2,3,4 chip
Primary Cache:	32 KB I + 32 KB D on chip per core
Secondary Cache:	256 KB I+D on chip per core
L3 Cache:	20 MB I+D on chip per chip
Other Cache:	None
Memory:	256 GB (32 x 8 GB 2Rx4 PC3-14900R-13, ECC, running at 1600 MHz and CL11)
Disk Subsystem:	1 X 300 GB 15000 RPM SAS
Other Hardware:	None

Software

Operating System:	Red Hat Enterprise Linux Server release 6.4 (Santiago) 2.6.32-358.el6.x86_64
Compiler:	C/C++: Version 14.0.0.080 of Intel C++ Studio XE for Linux
Auto Parallel:	Yes
File System:	ext4
System State:	Run level 3 (multi-user)
Base Pointers:	32/64-bit
Peak Pointers:	32/64-bit
Other Software:	Microquill SmartHeap V10.0

SPEC CINT2006 Result

Copyright 2006-2014 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS B420 M3 (Intel Xeon E5-4620 v2, 2.60 GHz)

SPECint2006 = 47.6

SPECint_base2006 = 42.5

CPU2006 license: 9019
Test sponsor: Cisco Systems
Tested by: Cisco Systems

Test date: May-2014
Hardware Availability: Apr-2014
Software Availability: Sep-2013

Results Table

Benchmark	Base						Peak					
	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio
400.perlbench	378	25.9	377	25.9	**377**	**25.9**	302	32.3	**303**	**32.3**	303	32.3
401.bzip2	503	19.2	502	19.2	**502**	**19.2**	**496**	**19.5**	496	19.4	496	19.5
403.gcc	290	27.7	289	27.8	**290**	**27.7**	**292**	**27.6**	297	27.1	284	28.3
429.mcf	**162**	**56.4**	161	56.7	162	56.3	**162**	**56.4**	161	56.7	162	56.3
445.gobmk	**624**	**16.8**	624	16.8	625	16.8	476	22.0	**476**	**22.0**	476	22.0
456.hmmer	192	48.5	197	47.3	**193**	**48.3**	194	48.1	**194**	**48.0**	195	47.8
458.sjeng	508	23.8	**508**	**23.8**	508	23.8	498	24.3	**498**	**24.3**	498	24.3
462.libquantum	7.54	2750	**7.54**	**2750**	8.14	2550	7.54	2750	**7.54**	**2750**	8.14	2550
464.h264ref	**802**	**27.6**	803	27.6	802	27.6	470	47.1	**470**	**47.1**	470	47.0
471.omnetpp	366	17.1	245	25.5	**246**	**25.4**	**179**	**34.9**	180	34.8	178	35.0
473.astar	**272**	**25.8**	275	25.6	268	26.2	**272**	**25.8**	275	25.6	268	26.2
483.xalancbmk	146	47.2	147	46.9	**147**	**47.1**	**148**	**46.7**	148	46.7	148	46.6

Results appear in the order in which they were run. Bold underlined text indicates a median measurement.

Operating System Notes

```
Stack size set to unlimited using "ulimit -s unlimited"
```

Platform Notes

```
Intel HT Technology = Enabled
CPU performance set to HPC
Power Technology set to Custom
CPU Power State C6 set to Disabled
CPU Power State C1 Enhanced set to Disabled
Memory RAS configuration set to Maximum Performance
DRAM Clock Throttling Set to Performance
 Sysinfo program /opt/cpu2006-1.2/config/sysinfo.rev6818
 $Rev: 6818 $ $Date:: 2012-07-17 #$ e86d102572650a6e4d596a3cee98f191
 running on rhel6.4 Fri May  9 05:28:51 2014

 This section contains SUT (System Under Test) info as seen by
 some common utilities.  To remove or add to this section, see:
   http://www.spec.org/cpu2006/Docs/config.html#sysinfo

 From /proc/cpuinfo
    model name : Intel(R) Xeon(R) CPU E5-4620 v2 @ 2.60GHz
       4 "physical id"s (chips)
       64 "processors"
    cores, siblings (Caution: counting these is hw and system dependent.  The
    following excerpts from /proc/cpuinfo might not be reliable.  Use with
    caution.)
       cpu cores : 8
```

Continued on next page

Platform Notes (Continued)

```
        siblings  : 16
        physical 0: cores 0 1 2 3 4 5 6 7
        physical 1: cores 0 1 2 3 4 5 6 7
        physical 2: cores 0 1 2 3 4 5 6 7
        physical 3: cores 0 1 2 3 4 5 6 7
     cache size : 20480 KB

  From /proc/meminfo
     MemTotal:       264498024 kB
     HugePages_Total:       0
     Hugepagesize:       2048 kB

  /usr/bin/lsb_release -d
     Red Hat Enterprise Linux Server release 6.4 (Santiago)

  From /etc/*release* /etc/*version*
     redhat-release: Red Hat Enterprise Linux Server release 6.4 (Santiago)
     system-release: Red Hat Enterprise Linux Server release 6.4 (Santiago)
     system-release-cpe: cpe:/o:redhat:enterprise_linux:6server:ga:server

  uname -a:
     Linux rhel6.4 2.6.32-358.el6.x86_64 #1 SMP Tue Jan 29 11:47:41 EST 2013
     x86_64 x86_64 x86_64 GNU/Linux

  run-level 3 May 7 23:28

  SPEC is set to: /opt/cpu2006-1.2
     Filesystem     Type    Size  Used Avail Use% Mounted on
     /dev/sda1      ext4    275G   14G  247G   6% /

  Additional information from dmidecode:
    BIOS Cisco Systems, Inc. B420M3.2.2.1.8.042120142113 04/21/2014
    Memory:
     32x 0xAD00 HMT31GR7EFR4C-RD 8 GB 1600 MHz 2 rank
     16x NO DIMM NO DIMM

  (End of data from sysinfo program)
```

General Notes

```
 Environment variables set by runspec before the start of the run:
 KMP_AFFINITY = "granularity=fine,compact,1,0"
 LD_LIBRARY_PATH = "/opt/cpu2006-1.2/libs/32:/opt/cpu2006-1.2/libs/64:/opt/cpu2006-1.2/sh"
 OMP_NUM_THREADS = "64"

  Binaries compiled on a system with 1x Core i7-860 CPU + 8GB
  memory using RedHat EL 6.4
  Transparent Huge Pages enabled with:
  echo always > /sys/kernel/mm/redhat_transparent_hugepage/enabled
  runspec command invoked through numactl i.e.:
  numactl --interleave=all runspec <etc>
```

Continued on next page

General Notes (Continued)

```
Submitted_by: "Sheshgiri I (shei)" <shei@cisco.com>
Submitted: Mon May 12 04:20:55 EDT 2014
Submission: cpu2006-20140512-29569.sub
```

Base Compiler Invocation

C benchmarks:
```
icc  -m64
```

C++ benchmarks:
```
icpc -m64
```

Base Portability Flags

400.perlbench: `-DSPEC_CPU_LP64 -DSPEC_CPU_LINUX_X64`
401.bzip2: `-DSPEC_CPU_LP64`
403.gcc: `-DSPEC_CPU_LP64`
429.mcf: `-DSPEC_CPU_LP64`
445.gobmk: `-DSPEC_CPU_LP64`
456.hmmer: `-DSPEC_CPU_LP64`
458.sjeng: `-DSPEC_CPU_LP64`
462.libquantum: `-DSPEC_CPU_LP64 -DSPEC_CPU_LINUX`
464.h264ref: `-DSPEC_CPU_LP64`
471.omnetpp: `-DSPEC_CPU_LP64`
473.astar: `-DSPEC_CPU_LP64`
483.xalancbmk: `-DSPEC_CPU_LP64 -DSPEC_CPU_LINUX`

Base Optimization Flags

C benchmarks:
```
-xSSE4.2 -ipo -O3 -no-prec-div -parallel -opt-prefetch -auto-p32
```

C++ benchmarks:
```
-xSSE4.2 -ipo -O3 -no-prec-div -opt-prefetch -auto-p32
-Wl,-z,muldefs -L/sh -lsmartheap64
```

Base Other Flags

C benchmarks:

403.gcc: `-Dalloca=_alloca`

Peak Compiler Invocation

C benchmarks (except as noted below):
icc -m64

400.perlbench: icc -m32

445.gobmk: icc -m32

464.h264ref: icc -m32

C++ benchmarks (except as noted below):
icpc -m32

473.astar: icpc -m64

Peak Portability Flags

400.perlbench: -DSPEC_CPU_LINUX_IA32
401.bzip2: -DSPEC_CPU_LP64
403.gcc: -DSPEC_CPU_LP64
429.mcf: -DSPEC_CPU_LP64
456.hmmer: -DSPEC_CPU_LP64
458.sjeng: -DSPEC_CPU_LP64
462.libquantum: -DSPEC_CPU_LP64 -DSPEC_CPU_LINUX
473.astar: -DSPEC_CPU_LP64
483.xalancbmk: -DSPEC_CPU_LINUX

Peak Optimization Flags

C benchmarks:

400.perlbench: -xSSE4.2(pass 2) -prof-gen(pass 1) -ipo(pass 2) -O3(pass 2) -no-prec-div(pass 2) -prof-use(pass 2) -opt-prefetch -ansi-alias

401.bzip2: -xSSE4.2(pass 2) -prof-gen(pass 1) -ipo(pass 2) -O3(pass 2) -no-prec-div -prof-use(pass 2) -auto-ilp32 -opt-prefetch -ansi-alias

403.gcc: -xSSE4.2 -ipo -O3 -no-prec-div -inline-calloc -opt-malloc-options=3 -auto-ilp32

429.mcf: basepeak = yes

445.gobmk: -xSSE4.2(pass 2) -prof-gen(pass 1) -prof-use(pass 2) -ansi-alias

Continued on next page

Peak Optimization Flags (Continued)

456.hmmer: -xSSE4.2 -ipo -O3 -no-prec-div -unroll2 -auto-ilp32 -ansi-alias

458.sjeng: -xSSE4.2(pass 2) -prof-gen(pass 1) -ipo(pass 2) -O3(pass 2) -no-prec-div(pass 2) -prof-use(pass 2) -unroll4

462.libquantum: basepeak = yes

464.h264ref: -xSSE4.2(pass 2) -prof-gen(pass 1) -ipo(pass 2) -O3(pass 2) -no-prec-div(pass 2) -prof-use(pass 2) -unroll2 -ansi-alias

C++ benchmarks:

471.omnetpp: -xSSE4.2(pass 2) -prof-gen(pass 1) -ipo(pass 2) -O3(pass 2) -no-prec-div(pass 2) -prof-use(pass 2) -opt-ra-region-strategy=block -ansi-alias -Wl,-z,muldefs -L/sh -lsmartheap

473.astar: basepeak = yes

483.xalancbmk: -xSSE4.2 -ipo -O3 -no-prec-div -opt-prefetch -ansi-alias -Wl,-z,muldefs -L/sh -lsmartheap

Peak Other Flags

C benchmarks:

403.gcc: -Dalloca=_alloca

The flags files that were used to format this result can be browsed at
http://www.spec.org/cpu2006/flags/Intel-ic14.0-official-linux64.20140128.html
http://www.spec.org/cpu2006/flags/Cisco-Platform-Settings-V1.2-revB.html

You can also download the XML flags sources by saving the following links:
http://www.spec.org/cpu2006/flags/Intel-ic14.0-official-linux64.20140128.xml
http://www.spec.org/cpu2006/flags/Cisco-Platform-Settings-V1.2-revB.xml

Copyright 2006-2014 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS B420 M3 (Intel Xeon E5-4620 v2, 2.60 GHz)

SPECint2006 = 47.6

SPECint_base2006 = 42.5

CPU2006 license: 9019
Test sponsor: Cisco Systems
Tested by: Cisco Systems

Test date: May-2014
Hardware Availability: Apr-2014
Software Availability: Sep-2013

SPEC and SPECint are registered trademarks of the Standard Performance Evaluation Corporation. All other brand and product names appearing in this result are trademarks or registered trademarks of their respective holders.

For questions about this result, please contact the tester.
For other inquiries, please contact webmaster@spec.org.

Tested with SPEC CPU2006 v1.2.
Report generated on Thu Jul 24 23:56:36 2014 by SPEC CPU2006 PS/PDF formatter v6932.
Originally published on 9 June 2014.