SPEC® CINT2006 Result

Copyright 2006-2014 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C220 M3 (Intel Xeon E5-2640 v2, 2.00 GHz)

SPECint®2006 = 38.6

SPECint_base2006 = 36.5

CPU2006 license: 9019
Test sponsor: Cisco Systems
Tested by: Cisco Systems

Test date: Oct-2013
Hardware Availability: Sep-2013
Software Availability: Sep-2013



Hardware

CPU Name:	Intel Xeon E5-2640 v2
CPU Characteristics:	Intel Turbo Boost Technology up to 2.50 GHz
CPU MHz:	2000
FPU:	Integrated
CPU(s) enabled:	16 cores, 2 chips, 8 cores/chip
CPU(s) orderable:	1,2 chip
Primary Cache:	32 KB I + 32 KB D on chip per core
Secondary Cache:	256 KB I+D on chip per core
L3 Cache:	20 MB I+D on chip per chip
Other Cache:	None
Memory:	128 GB (16 x 8 GB 2Rx4 PC3-14900R-13, ECC, running at 1600 MHz and CL11)
Disk Subsystem:	1 x 300 GB 15000 RPM SAS
Other Hardware:	None

Software

Operating System:	Red Hat Enterprise Linux Server release 6.4 (Santiago) 2.6.32-358.el6.x86_64
Compiler:	C/C++: Version 14.0.0.080 of Intel C++ Studio XE for Linux
Auto Parallel:	Yes
File System:	ext4
System State:	Run level 3 (multi-user)
Base Pointers:	32/64-bit
Peak Pointers:	32/64-bit
Other Software:	Microquill SmartHeap V10.0

SPEC CINT2006 Result

Copyright 2006-2014 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C220 M3 (Intel Xeon E5-2640 v2, 2.00 GHz)

SPECint2006 = 38.6

SPECint_base2006 = 36.5

CPU2006 license: 9019
Test sponsor: Cisco Systems
Tested by: Cisco Systems

Test date: Oct-2013
Hardware Availability: Sep-2013
Software Availability: Sep-2013

Results Table

Benchmark	Base						Peak					
	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio
400.perlbench	462	21.1	**463**	**21.1**	463	21.1	**370**	**26.4**	371	26.3	370	26.4
401.bzip2	618	15.6	618	15.6	**618**	**15.6**	**611**	**15.8**	611	15.8	611	15.8
403.gcc	351	23.0	348	23.2	**348**	**23.2**	**344**	**23.4**	357	22.6	343	23.5
429.mcf	**207**	**44.0**	207	44.0	207	44.0	**207**	**44.0**	207	44.0	207	44.0
445.gobmk	**592**	**17.7**	592	17.7	591	17.7	582	18.0	582	18.0	**582**	**18.0**
456.hmmer	232	40.3	233	40.0	**232**	**40.2**	232	40.1	232	40.2	**232**	**40.2**
458.sjeng	626	19.3	656	18.4	**626**	**19.3**	615	19.7	644	18.8	**615**	**19.7**
462.libquantum	8.95	2310	**9.78**	**2120**	9.95	2080	8.95	2310	**9.78**	**2120**	9.95	2080
464.h264ref	**635**	**34.9**	635	34.8	634	34.9	576	38.4	**576**	**38.4**	575	38.5
471.omnetpp	300	20.8	299	20.9	**299**	**20.9**	221	28.3	222	28.1	**222**	**28.1**
473.astar	349	20.1	350	20.1	**350**	**20.1**	349	20.1	350	20.1	**350**	**20.1**
483.xalancbmk	176	39.1	176	39.2	**176**	**39.1**	179	38.6	179	38.5	**179**	**38.6**

Results appear in the order in which they were run. Bold underlined text indicates a median measurement.

Operating System Notes

```
Stack size set to unlimited using "ulimit -s unlimited"
```

Platform Notes

```
Intel HT Technology = Disabled
CPU performance set to HPC
Power Technology set to Custom
CPU Power State C6 set to Enabled
CPU Power State C1 Enhanced set to Disabled
Energy Performance policy set to Performance
Memory RAS configuration set to Maximum Performance
DRAM Clock Throttling Set to Performance
LV DDR Mode set to Performance-mode
DRAM Refresh Rate Set to 1x
 Sysinfo program /opt/cpu2006-1.2/config/sysinfo.rev6818
 $Rev: 6818 $ $Date:: 2012-07-17 #$ e86d102572650a6e4d596a3cee98f191
 running on SL1-IVB Sat Oct 19 00:06:01 2013

 This section contains SUT (System Under Test) info as seen by
 some common utilities.  To remove or add to this section, see:
   http://www.spec.org/cpu2006/Docs/config.html#sysinfo

 From /proc/cpuinfo
    model name : Intel(R) Xeon(R) CPU E5-2640 v2 @ 2.00GHz
       2 "physical id"s (chips)
       16 "processors"
    cores, siblings (Caution: counting these is hw and system dependent.  The
```

Continued on next page

Platform Notes (Continued)

```
      following excerpts from /proc/cpuinfo might not be reliable.  Use with
      caution.)
         cpu cores : 8
         siblings  : 8
         physical 0: cores 0 1 2 3 4 5 6 7
         physical 1: cores 0 1 2 3 4 5 6 7
      cache size : 20480 KB

   From /proc/meminfo
      MemTotal:       132126372 kB
      HugePages_Total:       0
      Hugepagesize:       2048 kB

   /usr/bin/lsb_release -d
      Red Hat Enterprise Linux Server release 6.4 (Santiago)

   From /etc/*release* /etc/*version*
      redhat-release: Red Hat Enterprise Linux Server release 6.4 (Santiago)
      system-release: Red Hat Enterprise Linux Server release 6.4 (Santiago)
      system-release-cpe: cpe:/o:redhat:enterprise_linux:6server:ga:server

   uname -a:
      Linux SL1-IVB 2.6.32-358.el6.x86_64 #1 SMP Tue Jan 29 11:47:41 EST 2013
      x86_64 x86_64 x86_64 GNU/Linux

   run-level 3 Oct 18 23:42

   SPEC is set to: /opt/cpu2006-1.2
      Filesystem     Type    Size  Used Avail Use% Mounted on
      /dev/sdb1      ext4    275G  234G   27G  90% /

   Additional information from dmidecode:
     BIOS Cisco Systems, Inc. C220M3.1.5.2.27.071120132232 07/11/2013
     Memory:
      16x 0xAD00 HMT31GR7EFR4C-RD 8 GB 1600 MHz 2 rank

   (End of data from sysinfo program)
```

General Notes

```
 Environment variables set by runspec before the start of the run:
 LD_LIBRARY_PATH = "/opt/cpu2006-1.2/libs/32:/opt/cpu2006-1.2/libs/64:/opt/cpu2006-1.2/sh"
 OMP_NUM_THREADS = "16"

  Binaries compiled on a system with 1x Core i7-860 CPU + 8GB
  memory using RedHat EL 6.4
  Transparent Huge Pages enabled with:
  echo always > /sys/kernel/mm/redhat_transparent_hugepage/enabled
  runspec command invoked through numactl i.e.:
  numactl --interleave=all runspec <etc>
```

Base Compiler Invocation

C benchmarks:
```
icc  -m64
```

C++ benchmarks:
```
icpc -m64
```

Base Portability Flags

400.perlbench: -DSPEC_CPU_LP64 -DSPEC_CPU_LINUX_X64
401.bzip2: -DSPEC_CPU_LP64
403.gcc: -DSPEC_CPU_LP64
429.mcf: -DSPEC_CPU_LP64
445.gobmk: -DSPEC_CPU_LP64
456.hmmer: -DSPEC_CPU_LP64
458.sjeng: -DSPEC_CPU_LP64
462.libquantum: -DSPEC_CPU_LP64 -DSPEC_CPU_LINUX
464.h264ref: -DSPEC_CPU_LP64
471.omnetpp: -DSPEC_CPU_LP64
473.astar: -DSPEC_CPU_LP64
483.xalancbmk: -DSPEC_CPU_LP64 -DSPEC_CPU_LINUX

Base Optimization Flags

C benchmarks:
```
-xSSE4.2 -ipo -O3 -no-prec-div -parallel -opt-prefetch -auto-p32
```

C++ benchmarks:
```
-xSSE4.2 -ipo -O3 -no-prec-div -opt-prefetch -auto-p32
-Wl,-z,muldefs -L/sh -lsmartheap64
```

Base Other Flags

C benchmarks:

403.gcc: -Dalloca=_alloca

Peak Compiler Invocation

C benchmarks (except as noted below):
```
icc  -m64
```

Continued on next page

Peak Compiler Invocation (Continued)

400.perlbench: icc -m32

445.gobmk: icc -m32

464.h264ref: icc -m32

C++ benchmarks (except as noted below):
icpc -m32

473.astar: icpc -m64

Peak Portability Flags

400.perlbench: -DSPEC_CPU_LINUX_IA32
401.bzip2: -DSPEC_CPU_LP64
403.gcc: -DSPEC_CPU_LP64
429.mcf: -DSPEC_CPU_LP64
456.hmmer: -DSPEC_CPU_LP64
458.sjeng: -DSPEC_CPU_LP64
462.libquantum: -DSPEC_CPU_LP64 -DSPEC_CPU_LINUX
473.astar: -DSPEC_CPU_LP64
483.xalancbmk: -DSPEC_CPU_LINUX

Peak Optimization Flags

C benchmarks:

400.perlbench: -xSSE4.2(pass 2) -prof-gen(pass 1) -ipo(pass 2)
-O3(pass 2) -no-prec-div(pass 2) -prof-use(pass 2)
-opt-prefetch -ansi-alias

401.bzip2: -xSSE4.2(pass 2) -prof-gen(pass 1) -ipo(pass 2)
-O3(pass 2) -no-prec-div -prof-use(pass 2) -auto-ilp32
-opt-prefetch -ansi-alias

403.gcc: -xSSE4.2 -ipo -O3 -no-prec-div -inline-calloc
-opt-malloc-options=3 -auto-ilp32

429.mcf: basepeak = yes

445.gobmk: -xSSE4.2(pass 2) -prof-gen(pass 1) -prof-use(pass 2)
-ansi-alias

456.hmmer: -xSSE4.2 -ipo -O3 -no-prec-div -unroll2 -auto-ilp32
-ansi-alias

Continued on next page

Peak Optimization Flags (Continued)

458.sjeng: -xSSE4.2(pass 2) -prof-gen(pass 1) -ipo(pass 2) -O3(pass 2) -no-prec-div(pass 2) -prof-use(pass 2) -unroll4

462.libquantum: basepeak = yes

464.h264ref: -xSSE4.2(pass 2) -prof-gen(pass 1) -ipo(pass 2) -O3(pass 2) -no-prec-div(pass 2) -prof-use(pass 2) -unroll2 -ansi-alias

C++ benchmarks:

471.omnetpp: -xSSE4.2(pass 2) -prof-gen(pass 1) -ipo(pass 2) -O3(pass 2) -no-prec-div(pass 2) -prof-use(pass 2) -opt-ra-region-strategy=block -ansi-alias -Wl,-z,muldefs -L/sh -lsmartheap

473.astar: basepeak = yes

483.xalancbmk: -xSSE4.2 -ipo -O3 -no-prec-div -opt-prefetch -ansi-alias -Wl,-z,muldefs -L/sh -lsmartheap

Peak Other Flags

C benchmarks:

403.gcc: -Dalloca=_alloca

The flags files that were used to format this result can be browsed at
http://www.spec.org/cpu2006/flags/Intel-ic14.0-official-linux64.20140128.html
http://www.spec.org/cpu2006/flags/Cisco-Platform-Settings-V1.2.20130717.html

You can also download the XML flags sources by saving the following links:
http://www.spec.org/cpu2006/flags/Intel-ic14.0-official-linux64.20140128.xml
http://www.spec.org/cpu2006/flags/Cisco-Platform-Settings-V1.2.20130717.xml

SPEC and SPECint are registered trademarks of the Standard Performance Evaluation Corporation. All other brand and product names appearing in this result are trademarks or registered trademarks of their respective holders.

For questions about this result, please contact the tester.
For other inquiries, please contact webmaster@spec.org.

Tested with SPEC CPU2006 v1.2.
Report generated on Thu Jul 24 19:46:35 2014 by SPEC CPU2006 PS/PDF formatter v6932.
Originally published on 17 December 2013.