SPEC® CINT2006 Result

Copyright 2006-2014 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C240 M3 (Intel Xeon E5-2650 v2, 2.60 GHz)

SPECint®_rate2006 = 682

SPECint_rate_base2006 = 659

CPU2006 license: 9019
Test sponsor: Cisco Systems
Tested by: Cisco Systems

Test date: Oct-2013
Hardware Availability: Sep-2013
Software Availability: Sep-2013



Hardware

CPU Name:	Intel Xeon E5-2650 v2
CPU Characteristics:	Intel Turbo Boost Technology up to 3.40 GHz
CPU MHz:	2600
FPU:	Integrated
CPU(s) enabled:	16 cores, 2 chips, 8 cores/chip, 2 threads/core
CPU(s) orderable:	1,2 chip
Primary Cache:	32 KB I + 32 KB D on chip per core
Secondary Cache:	256 KB I+D on chip per core
L3 Cache:	20 MB I+D on chip per chip
Other Cache:	None
Memory:	128 GB (16 x 8 GB 2Rx4 PC3-14900R-13, ECC)
Disk Subsystem:	1 X 200 GB SSD
Other Hardware:	None

Software

Operating System:	Red Hat Enterprise Linux Server release 6.4 (Santiago) 2.6.32-358.el6.x86_64
Compiler:	C/C++: Version 14.0.0.080 of Intel C++ Studio XE for Linux
Auto Parallel:	No
File System:	ext4
System State:	Run level 3 (multi-user)
Base Pointers:	32-bit
Peak Pointers:	32/64-bit
Other Software:	Microquill SmartHeap V10.0

SPEC CINT2006 Result

Copyright 2006-2014 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C240 M3 (Intel Xeon E5-2650 v2, 2.60 GHz)

SPECint_rate2006 = 682

SPECint_rate_base2006 = 659

CPU2006 license: 9019
Test sponsor: Cisco Systems
Tested by: Cisco Systems

Test date: Oct-2013
Hardware Availability: Sep-2013
Software Availability: Sep-2013

Results Table

Benchmark	Base							Peak						
	Copies	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio	Copies	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio
400.perlbench	32	636	491	667	469	**656**	**477**	32	**549**	**569**	557	561	532	588
401.bzip2	32	871	355	869	356	**869**	**355**	32	**854**	**361**	854	361	856	361
403.gcc	32	**487**	**529**	486	530	493	523	32	488	528	503	513	**489**	**527**
429.mcf	32	284	1030	284	1030	**284**	**1030**	32	284	1030	284	1030	**284**	**1030**
445.gobmk	32	685	490	713	471	**708**	**474**	32	683	491	699	480	**693**	**485**
456.hmmer	32	331	901	334	894	**332**	**900**	32	299	998	302	990	**300**	**995**
458.sjeng	32	**809**	**479**	827	468	807	480	32	751	515	787	492	**781**	**496**
462.libquantum	32	152	4370	152	4370	**152**	**4370**	32	152	4370	152	4370	**152**	**4370**
464.h264ref	32	868	815	**869**	**815**	870	814	32	**859**	**824**	859	825	861	823
471.omnetpp	32	560	357	543	368	**545**	**367**	32	**514**	**389**	515	388	514	389
473.astar	32	**590**	**381**	600	374	587	382	32	**590**	**381**	600	374	587	382
483.xalancbmk	32	313	705	304	725	**310**	**711**	32	313	705	304	725	**310**	**711**

Results appear in the order in which they were run. Bold underlined text indicates a median measurement.

Submit Notes

```
The numactl mechanism was used to bind copies to processors. The config file option 'submit'
was used to generate numactl commands to bind each copy to a specific processor.
For details, please see the config file.
```

Operating System Notes

```
Stack size set to unlimited using "ulimit -s unlimited"
```

Platform Notes

```
BIOS Settings:
Intel HT Technology = Enabled
CPU performance set to HPC
Power Technology set to Custom
CPU Power State C6 set to Enabled
CPU Power State C1 Enhanced set to Disabled
Energy Performance policy set to Performance
Memory RAS configuration set to Maximum Performance
DRAM Clock Throttling Set to Performance
LV DDR Mode set to Performance-mode
DRAM Refresh Rate Set to 1x
 Sysinfo program /opt/cpu2006-1.2/config/sysinfo.rev6818
 $Rev: 6818 $ $Date:: 2012-07-17 #$ e86d102572650a6e4d596a3cee98f191
 running on localhost.localdomain Tue Oct 15 19:37:07 2013

 This section contains SUT (System Under Test) info as seen by
 some common utilities.  To remove or add to this section, see:
```

Continued on next page

Platform Notes (Continued)

```
      http://www.spec.org/cpu2006/Docs/config.html#sysinfo

    From /proc/cpuinfo
       model name : Intel(R) Xeon(R) CPU E5-2650 v2 @ 2.60GHz
          2 "physical id"s (chips)
          32 "processors"
       cores, siblings (Caution: counting these is hw and system dependent.  The
       following excerpts from /proc/cpuinfo might not be reliable.  Use with
       caution.)
          cpu cores : 8
          siblings  : 16
          physical 0: cores 0 1 2 3 4 5 6 7
          physical 1: cores 0 1 2 3 4 5 6 7
       cache size : 20480 KB

    From /proc/meminfo
       MemTotal:       132124328 kB
       HugePages_Total:       0
       Hugepagesize:       2048 kB

    /usr/bin/lsb_release -d
       Red Hat Enterprise Linux Server release 6.4 (Santiago)

    From /etc/*release* /etc/*version*
       redhat-release: Red Hat Enterprise Linux Server release 6.4 (Santiago)
       system-release: Red Hat Enterprise Linux Server release 6.4 (Santiago)
       system-release-cpe: cpe:/o:redhat:enterprise_linux:6server:ga:server

    uname -a:
       Linux localhost.localdomain 2.6.32-358.el6.x86_64 #1 SMP Tue Jan 29 11:47:41
       EST 2013 x86_64 x86_64 x86_64 GNU/Linux

    run-level 3 Oct 15 03:56

    SPEC is set to: /opt/cpu2006-1.2
       Filesystem     Type    Size  Used Avail Use% Mounted on
       /dev/sda1      ext4    182G  125G   48G  73% /

    Additional information from dmidecode:
      BIOS Cisco Systems, Inc. C240M3.1.5.2.27.071120132247 07/11/2013
      Memory:
       16x 0xAD00 HMT31GR7EFR4C-RD 8 GB 1866 MHz 2 rank
       8x NO DIMM NO DIMM

    (End of data from sysinfo program)
```

General Notes

```
  Environment variables set by runspec before the start of the run:
  LD_LIBRARY_PATH = "/opt/cpu2006-1.2/libs/32:/opt/cpu2006-1.2/libs/64:/opt/cpu2006-1.2/sh"
```

Continued on next page

General Notes (Continued)

```
Binaries compiled on a system with 1x Core i7-860 CPU + 8GB
memory using RedHat EL 6.4
Transparent Huge Pages enabled with:
echo always > /sys/kernel/mm/redhat_transparent_hugepage/enabled
Filesystem page cache cleared with:
echo 1>       /proc/sys/vm/drop_caches
runspec command invoked through numactl i.e.:
numactl --interleave=all runspec <etc>
```

Base Compiler Invocation

C benchmarks:
```
icc  -m32
```

C++ benchmarks:
```
icpc -m32
```

Base Portability Flags

400.perlbench: `-DSPEC_CPU_LINUX_IA32`
462.libquantum: `-DSPEC_CPU_LINUX`
483.xalancbmk: `-DSPEC_CPU_LINUX`

Base Optimization Flags

C benchmarks:
```
-xSSE4.2 -ipo -O3 -no-prec-div -opt-prefetch -opt-mem-layout-trans=3
```

C++ benchmarks:
```
-xSSE4.2 -ipo -O3 -no-prec-div -opt-prefetch -opt-mem-layout-trans=3
-Wl,-z,muldefs -L/sh -lsmartheap
```

Base Other Flags

C benchmarks:

403.gcc: `-Dalloca=_alloca`

Peak Compiler Invocation

C benchmarks (except as noted below):
```
icc  -m32
```

Continued on next page

Peak Compiler Invocation (Continued)

400.perlbench: icc -m64

401.bzip2: icc -m64

456.hmmer: icc -m64

458.sjeng: icc -m64

C++ benchmarks:
icpc -m32

Peak Portability Flags

400.perlbench: -DSPEC_CPU_LP64 -DSPEC_CPU_LINUX_X64
401.bzip2: -DSPEC_CPU_LP64
456.hmmer: -DSPEC_CPU_LP64
458.sjeng: -DSPEC_CPU_LP64
462.libquantum: -DSPEC_CPU_LINUX
483.xalancbmk: -DSPEC_CPU_LINUX

Peak Optimization Flags

C benchmarks:

400.perlbench: -xSSE4.2(pass 2) -prof-gen(pass 1) -ipo(pass 2) -O3(pass 2) -no-prec-div(pass 2) -prof-use(pass 2) -auto-ilp32

401.bzip2: -xSSE4.2(pass 2) -prof-gen(pass 1) -ipo(pass 2) -O3(pass 2) -no-prec-div(pass 2) -prof-use(pass 2) -opt-prefetch -auto-ilp32 -ansi-alias

403.gcc: -xSSE4.2 -ipo -O3 -no-prec-div

429.mcf: basepeak = yes

445.gobmk: -xSSE4.2(pass 2) -prof-gen(pass 1) -prof-use(pass 2) -ansi-alias -opt-mem-layout-trans=3

456.hmmer: -xSSE4.2 -ipo -O3 -no-prec-div -unroll2 -auto-ilp32

458.sjeng: -xSSE4.2(pass 2) -prof-gen(pass 1) -ipo(pass 2) -O3(pass 2) -no-prec-div(pass 2) -prof-use(pass 2) -unroll4 -auto-ilp32

Continued on next page

Peak Optimization Flags (Continued)

462.libquantum: basepeak = yes

464.h264ref: -xSSE4.2(pass 2) -prof-gen(pass 1) -ipo(pass 2) -O3(pass 2) -no-prec-div(pass 2) -prof-use(pass 2) -unroll2 -ansi-alias

C++ benchmarks:

471.omnetpp: -xSSE4.2(pass 2) -prof-gen(pass 1) -ipo(pass 2) -O3(pass 2) -no-prec-div(pass 2) -prof-use(pass 2) -ansi-alias -opt-ra-region-strategy=block -Wl,-z,muldefs -L/sh -lsmartheap

473.astar: basepeak = yes

483.xalancbmk: basepeak = yes

Peak Other Flags

C benchmarks:

403.gcc: -Dalloca=_alloca

The flags files that were used to format this result can be browsed at
http://www.spec.org/cpu2006/flags/Intel-ic14.0-official-linux64.20140128.html
http://www.spec.org/cpu2006/flags/Cisco-Platform-Settings-V1.2.20130717.html

You can also download the XML flags sources by saving the following links:
http://www.spec.org/cpu2006/flags/Intel-ic14.0-official-linux64.20140128.xml
http://www.spec.org/cpu2006/flags/Cisco-Platform-Settings-V1.2.20130717.xml

SPEC and SPECint are registered trademarks of the Standard Performance Evaluation Corporation. All other brand and product names appearing in this result are trademarks or registered trademarks of their respective holders.

For questions about this result, please contact the tester.
For other inquiries, please contact webmaster@spec.org.

Tested with SPEC CPU2006 v1.2.
Report generated on Thu Jul 24 18:01:42 2014 by SPEC CPU2006 PS/PDF formatter v6932.
Originally published on 3 December 2013.