SPEC® CINT2006 Result

Copyright 2006-2014 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C220 M3 (Intel Xeon E5-2667 v2 @ 3.30 GHz)

SPECint®2006 = 68.1

SPECint_base2006 = 63.0

CPU2006 license: 9019
Test sponsor: Cisco Systems
Tested by: Cisco Systems

Test date: Sep-2013
Hardware Availability: Sep-2013
Software Availability: Aug-2013



Hardware

CPU Name:	Intel Xeon E5-2667 v2
CPU Characteristics:	Intel Turbo Boost Technology up to 4.00 GHz
CPU MHz:	3300
FPU:	Integrated
CPU(s) enabled:	16 cores, 2 chips, 8 cores/chip
CPU(s) orderable:	1,2 chips
Primary Cache:	32 KB I + 32 KB D on chip per core
Secondary Cache:	256 KB I+D on chip per core
L3 Cache:	25 MB I+D on chip per chip
Other Cache:	None
Memory:	128 GB (16 x 8 GB 2Rx4 PC3-14900R-11, ECC)
Disk Subsystem:	1 X 100 GB SATA SSD
Other Hardware:	None

Software

Operating System:	SUSE Linux Enterprise Server 11 (x86_64) 3.0.76-0.11-default
Compiler:	C/C++: Version 14.0.0.080 of Intel C++ Studio XE for Linux
Auto Parallel:	Yes
File System:	ext3
System State:	Run level 3 (multi-user)
Base Pointers:	32-bit
Peak Pointers:	32/64-bit
Other Software:	Microquill SmartHeap V10.0

SPEC CINT2006 Result

Copyright 2006-2014 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C220 M3 (Intel Xeon E5-2667 v2 @ 3.30 GHz)

SPECint2006 = 68.1

SPECint_base2006 = 63.0

CPU2006 license: 9019
Test sponsor: Cisco Systems
Tested by: Cisco Systems

Test date: Sep-2013
Hardware Availability: Sep-2013
Software Availability: Aug-2013

Results Table

Benchmark	Base						Peak					
	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio
400.perlbench	263	37.2	**263**	**37.2**	264	37.1	210	46.5	**210**	**46.5**	210	46.5
401.bzip2	349	27.6	349	27.6	**349**	**27.6**	346	27.9	346	27.9	**346**	**27.9**
403.gcc	214	37.6	**215**	**37.4**	216	37.3	**210**	**38.4**	210	38.4	210	38.4
429.mcf	**119**	**76.7**	119	76.7	119	76.5	**119**	**76.7**	119	76.7	119	76.5
445.gobmk	**367**	**28.6**	367	28.6	366	28.7	331	31.7	331	31.6	**331**	**31.7**
456.hmmer	**133**	**70.1**	133	70.1	133	70.1	133	70.0	**133**	**70.0**	135	69.1
458.sjeng	359	33.7	**359**	**33.7**	388	31.2	**352**	**34.4**	352	34.4	352	34.4
462.libquantum	5.48	3780	5.88	3520	**5.48**	**3780**	5.48	3780	5.88	3520	**5.48**	**3780**
464.h264ref	400	55.4	**399**	**55.4**	398	55.6	327	67.6	327	67.7	**327**	**67.7**
471.omnetpp	165	37.8	174	35.9	**168**	**37.2**	116	53.7	115	54.3	**116**	**53.8**
473.astar	**188**	**37.4**	188	37.3	188	37.4	**188**	**37.4**	188	37.3	188	37.4
483.xalancbmk	103	67.1	**103**	**67.2**	103	67.3	104	66.3	**104**	**66.5**	103	66.7

Results appear in the order in which they were run. Bold underlined text indicates a median measurement.

Operating System Notes

```
Stack size set to unlimited using "ulimit -s unlimited"
```

Platform Notes

```
BIOS Settings:
Intel HT Technology = Disabled
CPU performance set to HPC
Power Technology set to Custom
CPU Power State C6 set to Enabled
CPU Power State C1 Enhanced set to Disabled
Energy Performance policy set to Performance
Memory RAS configuration set to Maximum Performance
DRAM Clock Throttling Set to Performance
LV DDR Mode set to Performance-mode
DRAM Refresh Rate Set to 1x
 Sysinfo program /opt/cpu2006-1.2/config/sysinfo.rev6818
 $Rev: 6818 $ $Date:: 2012-07-17 #$ e86d102572650a6e4d596a3cee98f191
 running on linux-ygey Sat Aug 31 14:55:05 2013

 This section contains SUT (System Under Test) info as seen by
 some common utilities.  To remove or add to this section, see:
   http://www.spec.org/cpu2006/Docs/config.html#sysinfo

 From /proc/cpuinfo
    model name : Intel(R) Xeon(R) CPU E5-2667 v2 @ 3.30GHz
       2 "physical id"s (chips)
       16 "processors"
```

Continued on next page

Platform Notes (Continued)

```
      cores, siblings (Caution: counting these is hw and system dependent.  The
      following excerpts from /proc/cpuinfo might not be reliable.  Use with
      caution.)
         cpu cores : 8
         siblings  : 8
         physical 0: cores 1 2 3 4 8 9 10 11
         physical 1: cores 1 2 3 4 8 9 10 11
      cache size : 25600 KB

   From /proc/meminfo
      MemTotal:       132099336 kB
      HugePages_Total:       0
      Hugepagesize:       2048 kB

   /usr/bin/lsb_release -d
      SUSE Linux Enterprise Server 11 (x86_64)

   From /etc/*release* /etc/*version*
      SuSE-release:
         SUSE Linux Enterprise Server 11 (x86_64)
         VERSION = 11
         PATCHLEVEL = 3

   uname -a:
      Linux linux-ygey 3.0.76-0.11-default #1 SMP Fri Jun 14 08:21:43 UTC 2013
      (ccab990) x86_64 x86_64 x86_64 GNU/Linux

   run-level 3 Aug 31 11:58 last=S

   SPEC is set to: /opt/cpu2006-1.2
      Filesystem     Type  Size  Used Avail Use% Mounted on
      /dev/sda2      ext3  273G   52G  220G  20% /

   Additional information from dmidecode:
     BIOS Cisco Systems, Inc. B200M3.2.1.2.12.080620131158 08/06/2013
     Memory:
      16x 0xAD00 HMT31GR7EFR4C-RD 8 GB 1866 MHz
      8x NO DIMM NO DIMM

   (End of data from sysinfo program)
```

General Notes

```
 Environment variables set by runspec before the start of the run:
 LD_LIBRARY_PATH = "/opt/cpu2006-1.2/libs/32:/opt/cpu2006-1.2/libs/64:/opt/cpu2006-1.2/sh"
 OMP_NUM_THREADS = "16"

  Binaries compiled on a system with 1x Core i7-860 CPU + 8GB
  memory using RedHat EL 6.4
  Transparent Huge Pages enabled with:
  echo always > /sys/kernel/mm/transparent_hugepage/enabled
```

Continued on next page

General Notes (Continued)

```
runspec command invoked through numactl i.e.:
numactl --interleave=all runspec <etc>
This benchmark was run with BIOS Version C220M3.1.5.2.27.071120132232 (Dated 07/11/2013)
We used 1X100 GB SATA SSD to run this benchmark.
The BIOS information provided in the platform notes (BIOS Version:B200M3.2.1.2.12.080620131158 08/06/2013) are incorrect
```

Base Compiler Invocation

C benchmarks:
```
icc  -m64
```

C++ benchmarks:
```
icpc -m64
```

Base Portability Flags

400.perlbench: `-DSPEC_CPU_LP64 -DSPEC_CPU_LINUX_X64`
401.bzip2: `-DSPEC_CPU_LP64`
403.gcc: `-DSPEC_CPU_LP64`
429.mcf: `-DSPEC_CPU_LP64`
445.gobmk: `-DSPEC_CPU_LP64`
456.hmmer: `-DSPEC_CPU_LP64`
458.sjeng: `-DSPEC_CPU_LP64`
462.libquantum: `-DSPEC_CPU_LP64 -DSPEC_CPU_LINUX`
464.h264ref: `-DSPEC_CPU_LP64`
471.omnetpp: `-DSPEC_CPU_LP64`
473.astar: `-DSPEC_CPU_LP64`
483.xalancbmk: `-DSPEC_CPU_LP64 -DSPEC_CPU_LINUX`

Base Optimization Flags

C benchmarks:
```
-xSSE4.2 -ipo -O3 -no-prec-div -parallel -opt-prefetch -auto-p32
```

C++ benchmarks:
```
-xSSE4.2 -ipo -O3 -no-prec-div -opt-prefetch -auto-p32
-Wl,-z,muldefs -L/sh -lsmartheap64
```

Base Other Flags

C benchmarks:

403.gcc: `-Dalloca=_alloca`

Peak Compiler Invocation

C benchmarks (except as noted below):
icc -m64

400.perlbench: icc -m32

445.gobmk: icc -m32

464.h264ref: icc -m32

C++ benchmarks (except as noted below):
icpc -m32

473.astar: icpc -m64

Peak Portability Flags

400.perlbench: -DSPEC_CPU_LINUX_IA32
401.bzip2: -DSPEC_CPU_LP64
403.gcc: -DSPEC_CPU_LP64
429.mcf: -DSPEC_CPU_LP64
456.hmmer: -DSPEC_CPU_LP64
458.sjeng: -DSPEC_CPU_LP64
462.libquantum: -DSPEC_CPU_LP64 -DSPEC_CPU_LINUX
473.astar: -DSPEC_CPU_LP64
483.xalancbmk: -DSPEC_CPU_LINUX

Peak Optimization Flags

C benchmarks:

400.perlbench: -xSSE4.2(pass 2) -prof-gen(pass 1) -ipo(pass 2) -O3(pass 2) -no-prec-div(pass 2) -prof-use(pass 2) -opt-prefetch -ansi-alias

401.bzip2: -xSSE4.2(pass 2) -prof-gen(pass 1) -ipo(pass 2) -O3(pass 2) -no-prec-div -prof-use(pass 2) -auto-ilp32 -opt-prefetch -ansi-alias

403.gcc: -xSSE4.2 -ipo -O3 -no-prec-div -inline-calloc -opt-malloc-options=3 -auto-ilp32

429.mcf: basepeak = yes

445.gobmk: -xSSE4.2(pass 2) -prof-gen(pass 1) -prof-use(pass 2) -ansi-alias

Continued on next page

Peak Optimization Flags (Continued)

456.hmmer: `-xSSE4.2 -ipo -O3 -no-prec-div -unroll2 -auto-ilp32 -ansi-alias`

458.sjeng: `-xSSE4.2`(pass 2) `-prof-gen`(pass 1) `-ipo`(pass 2) `-O3`(pass 2) `-no-prec-div`(pass 2) `-prof-use`(pass 2) `-unroll4`

462.libquantum: `basepeak = yes`

464.h264ref: `-xSSE4.2`(pass 2) `-prof-gen`(pass 1) `-ipo`(pass 2) `-O3`(pass 2) `-no-prec-div`(pass 2) `-prof-use`(pass 2) `-unroll2 -ansi-alias`

C++ benchmarks:

471.omnetpp: `-xSSE4.2`(pass 2) `-prof-gen`(pass 1) `-ipo`(pass 2) `-O3`(pass 2) `-no-prec-div`(pass 2) `-prof-use`(pass 2) `-opt-ra-region-strategy=block -ansi-alias -Wl,-z,muldefs -L/sh -lsmartheap`

473.astar: `basepeak = yes`

483.xalancbmk: `-xSSE4.2 -ipo -O3 -no-prec-div -opt-prefetch -ansi-alias -Wl,-z,muldefs -L/sh -lsmartheap`

Peak Other Flags

C benchmarks:

403.gcc: `-Dalloca=_alloca`

The flags files that were used to format this result can be browsed at
http://www.spec.org/cpu2006/flags/Intel-ic14.0-official-linux64.20140128.html
http://www.spec.org/cpu2006/flags/Cisco-Platform-Settings-V1.2.20130717.html

You can also download the XML flags sources by saving the following links:
http://www.spec.org/cpu2006/flags/Intel-ic14.0-official-linux64.20140128.xml
http://www.spec.org/cpu2006/flags/Cisco-Platform-Settings-V1.2.20130717.xml

SPEC and SPECint are registered trademarks of the Standard Performance Evaluation Corporation. All other brand and product names appearing in this result are trademarks or registered trademarks of their respective holders.

For questions about this result, please contact the tester.
For other inquiries, please contact webmaster@spec.org.

Tested with SPEC CPU2006 v1.2.
Report generated on Thu Jul 24 19:46:59 2014 by SPEC CPU2006 PS/PDF formatter v6932.
Originally published on 31 October 2013.