SPEC® CFP2006 Result

Copyright 2006-2014 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS B200 M3 (Intel Xeon E5-2650, 2.00 GHz)

SPECfp®_rate2006 = 432

SPECfp_rate_base2006 = 423

CPU2006 license: 9019
Test sponsor: Cisco Systems
Tested by: Cisco Systems

Test date: May-2012
Hardware Availability: Jun-2012
Software Availability: Dec-2011



Hardware

CPU Name:	Intel Xeon E5-2650
CPU Characteristics:	Intel Turbo Boost Technology up to 2.80 GHz
CPU MHz:	2000
FPU:	Integrated
CPU(s) enabled:	16 cores, 2 chips, 8 cores/chip, 2 threads/core
CPU(s) orderable:	1,2 chip
Primary Cache:	32 KB I + 32 KB D on chip per core
Secondary Cache:	256 KB I+D on chip per core

Continued on next page

Software

Operating System:	Red Hat Enterprise Linux Server release 6.2 (Santiago) 2.6.32-220.el6.x86_64
Compiler:	C/C++: Version 12.1.3.293 of Intel C++ Studio XE for Linux; Fortran: Version 12.1.3.293 of Intel Fortran Studio XE for Linux
Auto Parallel:	No
File System:	ext4

Continued on next page

SPEC CFP2006 Result

Copyright 2006-2014 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS B200 M3 (Intel Xeon E5-2650, 2.00 GHz)

SPECfp_rate2006 = 432

SPECfp_rate_base2006 = 423

CPU2006 license: 9019
Test sponsor: Cisco Systems
Tested by: Cisco Systems

Test date: May-2012
Hardware Availability: Jun-2012
Software Availability: Dec-2011

L3 Cache: 20 MB I+D on chip per chip
Other Cache: None
Memory: 128 GB (16 x 8 GB 2Rx4 PC3-12800R-11, ECC)
Disk Subsystem: 1 X 300 GB 10000 RPM SAS
Other Hardware: None

System State: Run level 3 (multi-user)
Base Pointers: 32/64-bit
Peak Pointers: 32/64-bit
Other Software: None

Results Table

Benchmark	Base							Peak						
	Copies	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio	Copies	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio
410.bwaves	32	**1106**	**393**	1107	393	1106	393	16	542	401	542	401	**542**	**401**
416.gamess	32	**1503**	**417**	1504	417	1501	417	32	1480	423	**1480**	**423**	1481	423
433.milc	32	**769**	**382**	769	382	768	382	32	**767**	**383**	767	383	768	383
434.zeusmp	32	592	492	605	481	**601**	**484**	32	592	492	605	481	**601**	**484**
435.gromacs	32	**680**	**336**	680	336	680	336	32	671	340	667	343	**671**	**341**
436.cactusADM	32	**685**	**558**	687	557	682	561	32	**685**	**558**	687	557	682	561
437.leslie3d	32	**1105**	**272**	1103	273	1105	272	16	515	292	**516**	**292**	516	292
444.namd	32	**786**	**327**	788	326	782	328	32	767	334	772	333	**768**	**334**
447.dealII	32	477	768	476	768	**477**	**768**	32	477	768	476	768	**477**	**768**
450.soplex	32	873	306	**872**	**306**	872	306	16	410	326	**410**	**326**	409	327
453.povray	32	**304**	**559**	304	560	306	557	32	267	638	**265**	**642**	262	649
454.calculix	32	493	535	495	534	**494**	**535**	32	494	535	**495**	**533**	496	533
459.GemsFDTD	32	1313	259	**1316**	**258**	1317	258	16	659	258	**658**	**258**	658	258
465.tonto	32	**664**	**474**	663	475	664	474	32	645	488	642	490	**644**	**489**
470.lbm	32	877	501	877	502	**877**	**501**	32	877	501	877	502	**877**	**501**
481.wrf	32	756	473	**757**	**472**	757	472	32	750	477	**747**	**478**	745	480
482.sphinx3	32	1469	424	**1469**	**425**	1465	426	32	1482	421	**1483**	**420**	1485	420

Results appear in the order in which they were run. Bold underlined text indicates a median measurement.

Submit Notes

```
The numactl mechanism was used to bind copies to processors. The config file option 'submit'
was used to generate numactl commands to bind each copy to a specific processor.
For details, please see the config file.
```

Operating System Notes

```
Stack size set to unlimited using "ulimit -s unlimited"
```

Platform Notes

```
BIOS Configuration:
Processor C6 Report set to Disabled
Processor C1E set to Disabled
```

Continued on next page

Platform Notes (Continued)

```
CPU Performance set to HPC
LV DDR Mode set to Performance-mode
 Sysinfo program /opt/cpu2006-1.2/config/sysinfo.rev6800
 $Rev: 6800 $ $Date:: 2011-10-11 #$ 6f2ebdff5032aaa42e583f96b07f99d3
 running on localhost.localdomain Sat May 19 10:00:15 2012

 This section contains SUT (System Under Test) info as seen by
 some common utilities.  To remove or add to this section, see:
   http://www.spec.org/cpu2006/Docs/config.html#sysinfo

 From /proc/cpuinfo
    model name : Intel(R) Xeon(R) CPU E5-2650 0 @ 2.00GHz
       2 "physical id"s (chips)
       32 "processors"
    cores, siblings (Caution: counting these is hw and system dependent.  The
    following excerpts from /proc/cpuinfo might not be reliable.  Use with
    caution.)
       cpu cores : 8
       siblings  : 16
       physical 0: cores 0 1 2 3 4 5 6 7
       physical 1: cores 0 1 2 3 4 5 6 7
    cache size : 20480 KB

 From /proc/meminfo
    MemTotal:       132099952 kB
    HugePages_Total:       0
    Hugepagesize:       2048 kB

 /usr/bin/lsb_release -d
    Red Hat Enterprise Linux Server release 6.2 (Santiago)

 From /etc/*release* /etc/*version*
    redhat-release: Red Hat Enterprise Linux Server release 6.2 (Santiago)
    system-release: Red Hat Enterprise Linux Server release 6.2 (Santiago)
    system-release-cpe: cpe:/o:redhat:enterprise_linux:6server:ga:server

 uname -a:
    Linux localhost.localdomain 2.6.32-220.el6.x86_64 #1 SMP Wed Nov 9 08:03:13
    EST 2011 x86_64 x86_64 x86_64 GNU/Linux

 run-level 3 May 19 09:54

 SPEC is set to: /opt/cpu2006-1.2
    Filesystem     Type    Size  Used Avail Use% Mounted on
    /dev/sda1      ext4    275G  8.0G  253G   4% /

 Additional information from dmidecode:
   Memory:
    16x 0xCE00 M393B1K70DH0-YK0 8 GB 1600 MHz 1 rank

 (End of data from sysinfo program)
```

General Notes

```
Environment variables set by runspec before the start of the run:
LD_LIBRARY_PATH = "/opt/cpu2006-1.2/libs/32:/opt/cpu2006-1.2/libs/64"
Intel HT Technology = enable
 Binaries compiled on a system with 2 X Intel Xeon E5-2690 CPU + 128 GB memory using RHEL 6.2
 Transparent Huge Pages enabled with:
 echo always > /sys/kernel/mm/redhat_transparent_hugepage/enabled
 Filesystem page cache cleared with:
 echo 1>       /proc/sys/vm/drop_caches
```

Base Compiler Invocation

C benchmarks:
```
icc   -m64
```

C++ benchmarks:
```
icpc  -m64
```

Fortran benchmarks:
```
ifort -m64
```

Benchmarks using both Fortran and C:
```
icc   -m64 ifort -m64
```

Base Portability Flags

```
    410.bwaves: -DSPEC_CPU_LP64
    416.gamess: -DSPEC_CPU_LP64
      433.milc: -DSPEC_CPU_LP64
    434.zeusmp: -DSPEC_CPU_LP64
    435.gromacs: -DSPEC_CPU_LP64 -nofor_main
436.cactusADM: -DSPEC_CPU_LP64 -nofor_main
    437.leslie3d: -DSPEC_CPU_LP64
     444.namd: -DSPEC_CPU_LP64
    447.dealII: -DSPEC_CPU_LP64
    450.soplex: -DSPEC_CPU_LP64
    453.povray: -DSPEC_CPU_LP64
    454.calculix: -DSPEC_CPU_LP64 -nofor_main
459.GemsFDTD: -DSPEC_CPU_LP64
     465.tonto: -DSPEC_CPU_LP64
      470.lbm: -DSPEC_CPU_LP64
      481.wrf: -DSPEC_CPU_LP64 -DSPEC_CPU_CASE_FLAG -DSPEC_CPU_LINUX
  482.sphinx3: -DSPEC_CPU_LP64
```

Base Optimization Flags

C benchmarks:
```
-xAVX -ipo -O3 -no-prec-div -static -opt-prefetch -auto-p32
-ansi-alias -opt-mem-layout-trans=3
```

C++ benchmarks:
```
-xAVX -ipo -O3 -no-prec-div -static -opt-prefetch -auto-p32
-ansi-alias -opt-mem-layout-trans=3
```

Fortran benchmarks:
```
-xAVX -ipo -O3 -no-prec-div -static -opt-prefetch
```

Benchmarks using both Fortran and C:
```
-xAVX -ipo -O3 -no-prec-div -static -opt-prefetch -auto-p32
-ansi-alias -opt-mem-layout-trans=3
```

Peak Compiler Invocation

C benchmarks (except as noted below):
```
icc   -m64
```

482.sphinx3: `icc -m32`

C++ benchmarks (except as noted below):
```
icpc  -m64
```

450.soplex: `icpc -m32`

Fortran benchmarks:
```
ifort -m64
```

Benchmarks using both Fortran and C:
```
icc   -m64 ifort -m64
```

Peak Portability Flags

410.bwaves: `-DSPEC_CPU_LP64`
416.gamess: `-DSPEC_CPU_LP64`
433.milc: `-DSPEC_CPU_LP64`
434.zeusmp: `-DSPEC_CPU_LP64`
435.gromacs: `-DSPEC_CPU_LP64 -nofor_main`
436.cactusADM: `-DSPEC_CPU_LP64 -nofor_main`
437.leslie3d: `-DSPEC_CPU_LP64`
444.namd: `-DSPEC_CPU_LP64`
447.dealII: `-DSPEC_CPU_LP64`
453.povray: `-DSPEC_CPU_LP64`

Continued on next page

Peak Portability Flags (Continued)

454.calculix: -DSPEC_CPU_LP64 -nofor_main
465.tonto: -DSPEC_CPU_LP64
470.lbm: -DSPEC_CPU_LP64
481.wrf: -DSPEC_CPU_LP64 -DSPEC_CPU_CASE_FLAG -DSPEC_CPU_LINUX

Peak Optimization Flags

C benchmarks:

433.milc: -xAVX(pass 2) -prof-gen(pass 1) -ipo(pass 2) -O3(pass 2) -no-prec-div(pass 2) -prof-use(pass 2) -static -auto-ilp32 -opt-mem-layout-trans=3

470.lbm: basepeak = yes

482.sphinx3: -xSSE4.2 -ipo -O3 -no-prec-div -opt-prefetch -static -unroll2

C++ benchmarks:

444.namd: -xAVX(pass 2) -prof-gen(pass 1) -ipo(pass 2) -O3(pass 2) -no-prec-div(pass 2) -prof-use(pass 2) -fno-alias -auto-ilp32

447.dealII: basepeak = yes

450.soplex: -xAVX(pass 2) -prof-gen(pass 1) -ipo(pass 2) -O3(pass 2) -no-prec-div(pass 2) -prof-use(pass 2) -opt-malloc-options=3

453.povray: -xAVX(pass 2) -prof-gen(pass 1) -ipo(pass 2) -O3(pass 2) -no-prec-div(pass 2) -prof-use(pass 2) -auto-ilp32 -opt-mem-layout-trans=3

Fortran benchmarks:

410.bwaves: -xAVX(pass 2) -prof-gen(pass 1) -ipo(pass 2) -O3(pass 2) -no-prec-div(pass 2) -prof-use(pass 2) -static

416.gamess: -xAVX(pass 2) -prof-gen(pass 1) -ipo(pass 2) -O3(pass 2) -no-prec-div(pass 2) -prof-use(pass 2) -unroll2 -inline-level=0 -scalar-rep- -static

434.zeusmp: basepeak = yes

437.leslie3d: -xAVX -ipo -O3 -no-prec-div -static -opt-prefetch

459.GemsFDTD: -xAVX(pass 2) -prof-gen(pass 1) -ipo(pass 2) -O3(pass 2) -no-prec-div(pass 2) -prof-use(pass 2) -opt-malloc-options=3

Continued on next page

Peak Optimization Flags (Continued)

465.tonto: -xAVX(pass 2) -prof-gen(pass 1) -ipo(pass 2) -O3(pass 2) -no-prec-div(pass 2) -prof-use(pass 2) -unroll4 -auto -inline-calloc -opt-malloc-options=3

Benchmarks using both Fortran and C:

435.gromacs: -xAVX(pass 2) -prof-gen(pass 1) -ipo -O3 -no-prec-div -prof-use(pass 2) -xSSE4.2 -opt-prefetch -static -auto-ilp32 -opt-mem-layout-trans=3

436.cactusADM: basepeak = yes

454.calculix: -xAVX -ipo -O3 -no-prec-div -static -auto-ilp32 -opt-mem-layout-trans=3

481.wrf: Same as 454.calculix

The flags files that were used to format this result can be browsed at
http://www.spec.org/cpu2006/flags/Intel-ic12.1-official-linux64.20111122.html
http://www.spec.org/cpu2006/flags/Cisco-Platform-Settings-V1.2.20130607.html

You can also download the XML flags sources by saving the following links:
http://www.spec.org/cpu2006/flags/Intel-ic12.1-official-linux64.20111122.xml
http://www.spec.org/cpu2006/flags/Cisco-Platform-Settings-V1.2.20130607.xml

SPEC and SPECfp are registered trademarks of the Standard Performance Evaluation Corporation. All other brand and product names appearing in this result are trademarks or registered trademarks of their respective holders.

For questions about this result, please contact the tester.
For other inquiries, please contact webmaster@spec.org.

Tested with SPEC CPU2006 v1.2.
Report generated on Thu Jul 24 06:04:34 2014 by SPEC CPU2006 PS/PDF formatter v6932.
Originally published on 5 June 2012.