SPEC® CFP2006 Result

Copyright 2006-2014 Standard Performance Evaluation Corporation

Hewlett-Packard Company

ProLiant BL460c
(2.66 GHz, Intel Xeon processor X5355)

SPECfp®2006 = 14.5

SPECfp_base2006 = 14.3

CPU2006 license: 3
Test sponsor: Hewlett-Packard Company
Tested by: Hewlett-Packard Company

Test date: Jan-2006
Hardware Availability: Jan-2007
Software Availability: Nov-2006



Hardware

CPU Name:	Intel Xeon X5355
CPU Characteristics:	2.66 GHz, 2x4 MB L2 shared, 1333 MHz bus
CPU MHz:	2666
FPU:	Integrated
CPU(s) enabled:	1 core, 1 chip, 4 cores/chip
CPU(s) orderable:	1,2 chips
Primary Cache:	32 KB I + 32 KB D on chip per core
Secondary Cache:	8 MB I+D on chip per chip, 4 MB shared / 2 cores

Continued on next page

Software

Operating System:	SuSE Linux Enterprise Server 10 EM64T kernel 2.6.16.21-0.8-default
Compiler:	Intel C++ Compiler for Intel EM64T-based applications, Version 9.1 Package ID l_cc_c_9.1.045 Build no 20061101 Intel Fortran Compiler for Intel EM64T-based applications, Version 9.1 Package ID l_fc_c_9.1.040 Build no 20061101
Auto Parallel:	No

Continued on next page

SPEC CFP2006 Result

Copyright 2006-2014 Standard Performance Evaluation Corporation

Hewlett-Packard Company

ProLiant BL460c
(2.66 GHz, Intel Xeon processor X5355)

SPECfp2006 = 14.5

SPECfp_base2006 = 14.3

CPU2006 license: 3
Test sponsor: Hewlett-Packard Company
Tested by: Hewlett-Packard Company

Test date: Jan-2006
Hardware Availability: Jan-2007
Software Availability: Nov-2006

L3 Cache:	None	File System:	ext2
Other Cache:	None	System State:	Multi-user run level 3
Memory:	16 GB (8x2 GB PC2-5300 CL5)	Base Pointers:	64-bit
Disk Subsystem:	2x72 GB SAS, 10 K RPM	Peak Pointers:	32/64-bit
Other Hardware:	None	Other Software:	None

Results Table

Benchmark	Base						Peak					
	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio
410.bwaves	713	19.1	**713**	**19.1**	713	19.1	**712**	**19.1**	712	19.1	712	19.1
416.gamess	**1067**	**18.3**	1067	18.4	1069	18.3	**1156**	**16.9**	1158	16.9	1154	17.0
433.milc	854	10.8	**854**	**10.7**	855	10.7	878	10.5	881	10.4	**878**	**10.5**
434.zeusmp	721	12.6	**721**	**12.6**	720	12.6	741	12.3	740	12.3	**741**	**12.3**
435.gromacs	**438**	**16.3**	438	16.3	438	16.3	423	16.9	**423**	**16.9**	423	16.9
436.cactusADM	**784**	**15.2**	781	15.3	791	15.1	**810**	**14.8**	810	14.8	830	14.4
437.leslie3d	**781**	**12.0**	781	12.0	781	12.0	782	12.0	**783**	**12.0**	785	12.0
444.namd	573	14.0	571	14.0	**572**	**14.0**	**580**	**13.8**	579	13.8	580	13.8
447.dealII	487	23.5	487	23.5	**487**	**23.5**	**472**	**24.2**	472	24.2	472	24.2
450.soplex	716	11.7	716	11.6	**716**	**11.6**	699	11.9	699	11.9	**699**	**11.9**
453.povray	288	18.5	286	18.6	**287**	**18.6**	219	24.3	**219**	**24.3**	219	24.3
454.calculix	591	14.0	590	14.0	**590**	**14.0**	**576**	**14.3**	576	14.3	576	14.3
459.GemsFDTD	968	11.0	969	11.0	**968**	**11.0**	**973**	**10.9**	973	10.9	973	10.9
465.tonto	673	14.6	679	14.5	**678**	**14.5**	646	15.2	**647**	**15.2**	649	15.2
470.lbm	2082	6.60	**2083**	**6.60**	2084	6.59	**2080**	**6.60**	2080	6.60	2081	6.60
481.wrf	684	16.3	684	16.3	**684**	**16.3**	709	15.7	710	15.7	**710**	**15.7**
482.sphinx3	1023	19.1	1043	18.7	**1028**	**19.0**	1016	19.2	1019	19.1	**1017**	**19.2**

Results appear in the order in which they were run. Bold underlined text indicates a median measurement.

Platform Notes

```
Power Regulator set to Static High Performance Mode in BIOS.
Adjacent Sector Prefetch Disabled in BIOS.
Single processor kernel used
```

Base Compiler Invocation

C benchmarks:
`icc`

C++ benchmarks:
`icpc`

Continued on next page

Base Compiler Invocation (Continued)

Fortran benchmarks:
ifort

Benchmarks using both Fortran and C:
icc ifort

Base Portability Flags

410.bwaves: -DSPEC_CPU_LP64
416.gamess: -DSPEC_CPU_LP64
433.milc: -DSPEC_CPU_LP64
434.zeusmp: -DSPEC_CPU_LP64
435.gromacs: -DSPEC_CPU_LP64 -nofor_main
436.cactusADM: -DSPEC_CPU_LP64 -nofor_main
437.leslie3d: -DSPEC_CPU_LP64
444.namd: -DSPEC_CPU_LP64
447.dealII: -DSPEC_CPU_LP64
450.soplex: -DSPEC_CPU_LP64
453.povray: -DSPEC_CPU_LP64
454.calculix: -DSPEC_CPU_LP64 -nofor_main
459.GemsFDTD: -DSPEC_CPU_LP64
465.tonto: -DSPEC_CPU_LP64
470.lbm: -DSPEC_CPU_LP64
481.wrf: -DSPEC_CPU_LP64 -DSPEC_CPU_CASE_FLAG -DSPEC_CPU_LINUX
482.sphinx3: -DSPEC_CPU_LP64

Base Optimization Flags

C benchmarks:
-fast

C++ benchmarks:
-fast

Fortran benchmarks:
-fast

Benchmarks using both Fortran and C:
-fast

Peak Compiler Invocation

C benchmarks:
icc

Continued on next page

Peak Compiler Invocation (Continued)

C++ benchmarks:
icpc

Fortran benchmarks:
ifort

Benchmarks using both Fortran and C:
icc ifort

Peak Portability Flags

Same as Base Portability Flags

Peak Optimization Flags

C benchmarks:
-prof_gen(pass 1) -prof_use(pass 2) -fast -auto_ilp32

C++ benchmarks:
-prof_gen(pass 1) -prof_use(pass 2) -fast -auto_ilp32

Fortran benchmarks:
-prof_gen(pass 1) -prof_use(pass 2) -fast -auto_ilp32

Benchmarks using both Fortran and C:
-prof_gen(pass 1) -prof_use(pass 2) -fast -auto_ilp32

The flags file that was used to format this result can be browsed at
http://www.spec.org/cpu2006/flags/hp-ic91-flags.html

You can also download the XML flags source by saving the following link:
http://www.spec.org/cpu2006/flags/hp-ic91-flags.xml

SPEC and SPECfp are registered trademarks of the Standard Performance Evaluation Corporation. All other brand and product names appearing in this result are trademarks or registered trademarks of their respective holders.

For questions about this result, please contact the tester.
For other inquiries, please contact webmaster@spec.org.

Tested with SPEC CPU2006 v1.0.
Report generated on Tue Jul 22 10:29:30 2014 by SPEC CPU2006 PS/PDF formatter v6932.
Originally published on 20 February 2007.